



# ವಿಶ್ವವಿದ್ಯಾರಣ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

ವಿಶ್ವವಿದ್ಯಾಲಯದ ವಿವರ: www.vit.ac.in

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY**

(State University of Government of Karnataka Established in per the VTU Act, 1988)

"ಜ್ಞಾನೇಂದ್ರಂ" Belagavi-592116, Karnataka, India

Prof. Dr. B. E. Rangaswamy, M.A.

REGISTRAR

REF: VTU/REG/ACA/2023-24/ 3252

Phone: (0831) 2498100

Fax : (0831) 2405467

DATE: 30 SEP 2023

## NOTIFICATION

**Subject:** Tentative Academic Calendar of 1st semester of B.Sc.(Hons) program, 3<sup>rd</sup> and 5<sup>th</sup> semesters B.E./B.Tech. programs, 4<sup>th</sup> semester of MBA(BV) program regarding...

**Reference:** For the Vice-Chancellor's approval dated: 30.09.2023

The tentative academic calendar concerned to 1st semester of B.Sc.(Hons) program, 3<sup>rd</sup> and 5<sup>th</sup> semesters B.E./B.Tech. programs, 4<sup>th</sup> semester of MBA(BV) program for academic year 2023-24 are hereby notified as mentioned below:

	III semester B.E./B.Tech. (2022 scheme)	V semester B.E./ B.Tech. (2021 scheme)	I sem B.Sc.(Hons)	IV semester MBA(BV)*
Commencement of the Semester	25.10.2023	25.10.2023	03.10.2023	06.10.2023
Internship	—	25.10.2023 To 23.11.2023	—	—
Commencement of Classes	25.10.2023	25.11.2023	03.10.2023	06.10.2023
Last Working day of the Semester	10.02.2024	09.05.2024	25.01.2024	27.01.2024
Practical Examination/ Internship Viva Voce/ Project etc	12.02.2024 To 22.02.2024	11.03.2024 To 26.03.2024	29.01.2024 To 09.02.2024	01.02.2024 To 08.02.2024
Theory Examinations	26.02.2024 To 15.03.2024	22.03.2024 To 29.04.2024	12.02.2024 To 01.03.2024	
Commencement of NEXT Semester	18.01.2024	22.04.2024	04.03.2024	—

\*Students have to complete all certification and Internship within 06th January 09:10.2023 to 27.01.2024

**Please Note:**

- The academic sessions for semester should commence on the **date mentioned above**.
- If required, the college can plan to have extra classes on 1<sup>st</sup> and 3<sup>rd</sup> Saturday and Sundays to complete academic activities within the academic duration mentioned.
- The faculty/staff shall be available to undertake any work assigned by the university.
- Notification regarding the Calendar of Events relating to the conduct of University Examinations will be issued by the Registrar (Evaluation) from time to time.
- Academic Calendar **may be modified** based on guidelines/directions issued in the future by UGC/AICTE/State Government.
- Academic Calendar is also applicable for **Autonomous Colleges**. If any changes are to be effected by Autonomous Colleges in the academic terms and examination schedule, they could do so with the approval of the University.
- If any suggestions/corrections/modifications, please email to [office@vtu.ac.in](mailto:office@vtu.ac.in)

The Principals of Affiliated, Constituent and Autonomous Engineering Colleges, Chairpersons of the University departments are hereby informed to bring the academic calendar to the notice of all concerned.

Sd/-  
REGISTRAR

To,

1. The Principals of all affiliated/ constituent /Autonomous Engineering Colleges under the ambit of VTU Belagavi.
2. The chairpersons, of the Department of Mechanical Engineering, Civil Engineering, Computer Science and Engineering& Communication, Electronics Engineering of the University.

Copy to

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information.
3. The Regional Directors (I/c) of all the regional offices of VTU for circulation.
4. The Director, ITI SMO, VTU Belagavi for information and to make arrangements to upload Academic Calendar on the VTU web portal.
5. The Director of Physical Education, VTU Belagavi for information
6. The Director, Central Placement Cell, VTU Belagavi for information.
7. The Special Officer Library, VTU Belagavi for information
8. All the concerned Special Officer/s and Lower worker/s of the academic section, VTU, Belagavi

  
REGISTRAR  
27



# ವಿಶ್ವವಿದ್ಯಾರಣ್ಯ ವಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

ವಿಶ್ವವಿದ್ಯಾಲಯದ ಅಧಿಕಾರವಹಾರಿ ಕಛೇರಿ, ವಿಶ್ವವಿದ್ಯಾಲಯ, ಬೆಂಗಳೂರು

## VISVESVARAYA TECHNOLOGICAL UNIVERSITY

(From Ministry of Government of Karnataka Established on 20.04.1984)

Phone: 0831-2458110 / 2458111

Fax: 0831-2458457

Email: [reg@vtu.ac.in](mailto:reg@vtu.ac.in)

Web: <http://vtu.ac.in>

REG/TEC/BOE/AC-PC/AP/REG/2023-24/1133

Date: 15.07.2024

### NOTIFICATION

**Subject:** Tentative Academic Calendar of - IV semester MCA/M.Tech/M.Arch/M.Plan and VI semester B.E./B.Tech., programs academic calendar regarding...

**Reference:** 01. Dean Faculty of Engineering approval dated 14.04.2024

02. The Hon'ble Vice-Chancellor's approval date: 13.04.2024

The tentative Academic Calendar of - IV semester MCA/M.Tech/M.Arch/M.Plan and VI semester B.E./B.Tech., programs are published as below:

	IV semester MCA	IV semester M.Tech.	IV Semester M.Arch.	IV Semester M.Plan.	VI semester B.E./ B.Tech.
Commencement of the Semester	22.04.2024	22.04.2024	22.04.2024	22.04.2024	29.04.2024
Commencement of Classes	22.04.2024	22.04.2024	22.04.2024	22.04.2024	29.04.2024
Last Working day of the Semester	27.07.2024	27.07.2024	27.07.2024	27.07.2024	31.07.2024
Practical / Viva Examination/Inter view Viva Voce	28.07.2024 To 29.07.2024				01.08.2024 To 10.08.2024
Theory Examinations	01.08.2024 To 23.08.2024	01.08.2024 To 23.08.2024	29.07.2024 To 02.08.2024	01.08.2024 To 23.08.2024	12.08.2024 To 14.08.2024
Project viva	Will be assessed after the submission of the Thesis				—
Submission of the report to university	14.07.2024 To 27.07.2024	01.08.2024 To 20.08.2024	01.08.2024 To 10.08.2024	01.08.2024 To 10.08.2024	—
Commencement of NEXT semester	—	—	—	—	08 23.09.2024

03 Commencement of the swapped VI/VIII semester. 50% strength of the students may take up an Internship (VII sem) immediately after 14.07.2024 and the remaining 50% strength of the students may take up VII semester (23.09.2024)

The principals of all the colleges are hereby informed to bring the content of the NOTIFICATION to the notice of all concerned.

Sd/-  
REGISTRAR

**Please Note:**

- If required, the college can plan to have extra classes on 1<sup>st</sup> and 3<sup>rd</sup> Saturdays and Sundays to complete academic activities within the academic duration mentioned.
- Notifications regarding the Calendar of Events relating to the conduct of University Examinations will be issued by the Registrar (Evaluation) from time to time.
- Academic Calendar may be modified based on guidelines/directives issued to the Tutors by UGC/AICTE/State Government.
- The faculty/staff shall be available to undertake any work assigned by the university.
- If any suggestions/modifications please email- [registrarc@vtu.ac.in](mailto:registrarc@vtu.ac.in)

To,

The Principals of all the Engineering Colleges under the ambit of the university

The Chairpersons/Program coordinators of the University Departments at Kalaburgi, Bengaluru, Mysuru and Belagavi

Copy to

1. To the Hon'ble Vice-Chancellor through the secretary to VC, VTU Belagavi for information
2. The Registrar (Evaluation), VTU Belagavi for information and record
3. The Regional Director (I/A) of all the regional offices of VTU for circulation.
4. The Director-IT (SML), VTU Belagavi for information and to make arrangements to upload the Academic Calendar on the VTU web portal.
5. The Director of Physical Education, VTU Belagavi for information
6. The Director, Central Placement Cell, VTU Belagavi for information
7. The Special Officer Library, VTU Belagavi for information
8. All the concerned Special Officer/s and Caseworker/s of the academic section, VTU, Belagavi.
9. Office copy

  
**REGISTRAR**  


## Tentative Revised-Academic Calendar for III and IV Semesters of B.E./B.Tech., programs for the year 2023-24

	Regular Admitted Students	Lateral Entry (Diploma Graduate) Students	Working Professional (Diploma Graduate)	Remarks (Only applicable for students admitted under working professional category)
Enrollment of the 2 <sup>nd</sup> Semester	15.11.2023		12.02.2024	
Commencement of Classes	15.11.2023		12.02.2024	
Last Working Day of the 2 <sup>nd</sup> Semester	09.03.2024		13.04.2024	
Practical Examinations (Regular Students)	30.03.2024 To 12.04.2024			Students have to complete Theory CE only and Practical CE and ME examination.
Theory Examinations	13.03.2024 To 27.03.2024			
Commencement of 3 <sup>rd</sup> Semester	15.04.2024		15.04.2024	
Commencement of the 4 <sup>th</sup> Semester and class		15.04.2024		Students have to complete Theory CE within 15 days at the beginning of the 4 <sup>th</sup> semester
Last Working Day of the Semester		27.07.2024		
Practical Examinations (Regular Students)		29.07.2024 to 07.08.2024		Common to all
Theory Examinations		08.08.2024 to 18.08.2024		Common to all
Practical Examinations (For Lateral Entry Students)		*****		
Commencement of 5 <sup>th</sup> Semester		02.09.2024		

### Please Note:

- If required, the college can plan to have extra classes on 1<sup>st</sup> and 3<sup>rd</sup> Saturdays and Sundays to complete academic activities within the academic duration mentioned. For regular and lateral entry, academic activities should be conducted as per the academic calendar mentioned above.



M.A. Engineering College  
 Bapatla  
 The Government of Andhra Pradesh  
 1980-2010 - July 2010

Form No.  
 A/17/2024

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Sl. No.	Date	Name						Total No. of Absences		Remarks
		Mon	Tue	Wed	Thu	Fri	Sat	Class	Lab	
1	April 2024	21	22	23	24	25	26	1	1	2 <sup>nd</sup> Period
2		28	29	30				1	0	
3	May 2024				3	4	5	2	0	1 <sup>st</sup> Period
4		8	9	10	11	12	13	1	0	2 <sup>nd</sup> Period
5		15	16	17	18	19	20	1	0	2 <sup>nd</sup> Period
6		22	23	24	25	26	27	1	0	
7		27	28	29	30	31		1	0	
8								1	0	2 <sup>nd</sup> Period
9		3	4	5	6	7	8	1	0	
10	June 2024	10	11	12	13	14	15	1	0	
11		18	19	20	21	22	23	1	0	
12		24	25	26	27	28	29	1	0	
13		24	25	26	27	28	29	1	0	

	1 SU	2	3	4	5	6	7	8	9 <sup>th</sup> Semester
	8	9	10	11	12	13 MON	14	15	16 <sup>th</sup> & 17 <sup>th</sup> 18 <sup>th</sup> Sem
July 2024	16	17	18	19	20	21	22	23	
	24 TUE 25	26 WED 27	28 THU 29	29 FRI 30	30 SAT 1	1 SUN 2	3	4	
Year Working Days									

Course: ML

<b>CS:</b> Commencement of Semester <b>IMS:</b> Internal Marks Submission <b>MS:</b> Module Report Submission <b>MSA:</b> Mid-Semester Assessment	<b>LA:</b> Internal Assessment <b>QPS:</b> Question Paper Submission <b>EL:</b> Expert Lecture  <b>ETM:</b> Class Teacher Meeting	<b>CS:</b> Commencement Holiday <b>DS:</b> Department Meeting <b>ETM:</b> Final Internal Marks Submission <b>MSA:</b> Monthly Attendance Report	<b>MSA:</b> Monthly Activity <b>MSA:</b> Year Book Submission <b>MSA:</b> End Working Day <b>MSA:</b> Semester Feedback
--	--	--	--

Prepared by: [Signature]  
 Date: [Date]

[Signature]



MA Engineering College

Form No. W. 10-02 (2019)

Director  
Tamil Nadu Council of Educational Research and Training

(April 2023) - July 2023

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Sl. No.	Month	Date						TOTAL NO OF WORKING DAYS		Remarks
		01	02	03	04	05	06	Working	Non-Working	
1	April 2023		28 TUE	29 WED				2	2	
2	May 2023			01 THU	02 FRI	03 SAT	04 SUN	2	4	1 <sup>st</sup> Labour Day
3		05	06	07	08	09 TUE	10 WED	6	10	2 <sup>nd</sup> Labour Day
4		11	12	13	14	15	16	6	12	
5		17	18	19	20	21	22	6	12	
6		23	24	25	26	27	28	6	12	
7		29	30						2	10
8	June 2023	01	02 1 <sup>st</sup> QPN WED	03 THU	04 FRI	05 SAT	06 SUN	6	16	
9		07	08	09	10	11	12	6	12	
10		13	14	15	16	17	18	6	12	
11		19	20	21	22	23	24	6	12	
12		25	26	27	28	29	30	6	12	
13	July 2023	01 1 <sup>st</sup> QPN WED	02 THU	03 FRI	04 SAT	05 SUN	06	5	19	1 <sup>st</sup> Vacation



10	11	12	13	14	15	16	17	18	19	20
21	22	23	24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39	40	41	42
43	44	45	46	47	48	49	50	51	52	53
54	55	56	57	58	59	60	61	62	63	64
65	66	67	68	69	70	71	72	73	74	75
76	77	78	79	80	81	82	83	84	85	86
87	88	89	90	91	92	93	94	95	96	97
98	99	100	101	102	103	104	105	106	107	108
109	110	111	112	113	114	115	116	117	118	119
120	121	122	123	124	125	126	127	128	129	130
131	132	133	134	135	136	137	138	139	140	141
142	143	144	145	146	147	148	149	150	151	152
153	154	155	156	157	158	159	160	161	162	163
164	165	166	167	168	169	170	171	172	173	174
175	176	177	178	179	180	181	182	183	184	185
186	187	188	189	190	191	192	193	194	195	196
197	198	199	200	201	202	203	204	205	206	207
208	209	210	211	212	213	214	215	216	217	218
219	220	221	222	223	224	225	226	227	228	229
230	231	232	233	234	235	236	237	238	239	240
241	242	243	244	245	246	247	248	249	250	251
252	253	254	255	256	257	258	259	260	261	262
263	264	265	266	267	268	269	270	271	272	273
274	275	276	277	278	279	280	281	282	283	284
285	286	287	288	289	290	291	292	293	294	295
296	297	298	299	300	301	302	303	304	305	306
307	308	309	310	311	312	313	314	315	316	317
318	319	320	321	322	323	324	325	326	327	328
329	330	331	332	333	334	335	336	337	338	339
340	341	342	343	344	345	346	347	348	349	350
351	352	353	354	355	356	357	358	359	360	361
362	363	364	365	366	367	368	369	370	371	372
373	374	375	376	377	378	379	380	381	382	383
384	385	386	387	388	389	390	391	392	393	394
395	396	397	398	399	400	401	402	403	404	405
406	407	408	409	410	411	412	413	414	415	416
417	418	419	420	421	422	423	424	425	426	427
428	429	430	431	432	433	434	435	436	437	438
439	440	441	442	443	444	445	446	447	448	449
450	451	452	453	454	455	456	457	458	459	460
461	462	463	464	465	466	467	468	469	470	471
472	473	474	475	476	477	478	479	480	481	482
483	484	485	486	487	488	489	490	491	492	493
494	495	496	497	498	499	500	501	502	503	504
505	506	507	508	509	510	511	512	513	514	515
516	517	518	519	520	521	522	523	524	525	526
527	528	529	530	531	532	533	534	535	536	537
538	539	540	541	542	543	544	545	546	547	548
549	550	551	552	553	554	555	556	557	558	559
560	561	562	563	564	565	566	567	568	569	570
571	572	573	574	575	576	577	578	579	580	581
582	583	584	585	586	587	588	589	590	591	592
593	594	595	596	597	598	599	600	601	602	603
604	605	606	607	608	609	610	611	612	613	614
615	616	617	618	619	620	621	622	623	624	625
626	627	628	629	630	631	632	633	634	635	636
637	638	639	640	641	642	643	644	645	646	647
648	649	650	651	652	653	654	655	656	657	658
659	660	661	662	663	664	665	666	667	668	669
670	671	672	673	674	675	676	677	678	679	680
681	682	683	684	685	686	687	688	689	690	691
692	693	694	695	696	697	698	699	700	701	702
703	704	705	706	707	708	709	710	711	712	713
714	715	716	717	718	719	720	721	722	723	724
725	726	727	728	729	730	731	732	733	734	735
736	737	738	739	740	741	742	743	744	745	746
747	748	749	750	751	752	753	754	755	756	757
758	759	760	761	762	763	764	765	766	767	768
769	770	771	772	773	774	775	776	777	778	779
780	781	782	783	784	785	786	787	788	789	790
791	792	793	794	795	796	797	798	799	800	801
802	803	804	805	806	807	808	809	810	811	812
813	814	815	816	817	818	819	820	821	822	823
824	825	826	827	828	829	830	831	832	833	834
835	836	837	838	839	840	841	842	843	844	845
846	847	848	849	850	851	852	853	854	855	856
857	858	859	860	861	862	863	864	865	866	867
868	869	870	871	872	873	874	875	876	877	878
879	880	881	882	883	884	885	886	887	888	889
890	891	892	893	894	895	896	897	898	899	900
901	902	903	904	905	906	907	908	909	910	911
912	913	914	915	916	917	918	919	920	921	922
923	924	925	926	927	928	929	930	931	932	933
934	935	936	937	938	939	940	941	942	943	944
945	946	947	948	949	950	951	952	953	954	955
956	957	958	959	960	961	962	963	964	965	966
967	968	969	970	971	972	973	974	975	976	977
978	979	980	981	982	983	984	985	986	987	988
989	990	991	992	993	994	995	996	997	998	999
1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010

Course III

CPA Commencement of Semester	LA Internal Assessment	GLL Government Holiday	SLA - Learning Activity
CPA Internal Marks Submission	CPA Question Paper Submission	DM Departmental Meeting	HSB New Book Submission
MAH. School Report Submission	EL Export letters	PLAS - Final Internal Marks Settlement	LWH Last Working Day
CTM Submission CTM	CTM Class Teacher Meeting	SLA. Monthly Attendance Report	ST - Students Feedback

Prepared by: Mr. ...



Approved by: ...



M.S. Engineering College  
 Bangalore  
 The Institute of Engineers (IIE) 1929  
 (From 2023 - March 2024)

Form No.  
 MS-EE-2024

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING (AC/ML)

Sl. No.	Month	DAYS						TOTAL NO. OF WORKING DAYS		EVENTS
		SUN	MON	TUE	WED	THU	FRI	Working	Holiday	
1	November 2023	13	14	15	16	17	18	6	1	
2		20	21	22	23	24	25	6	10	10 <sup>th</sup> & 11 <sup>th</sup> Nov
3		27	28	29				4	14	12 <sup>th</sup> Karnataka Day
4	December 2023					7	8	1	15	13 <sup>th</sup> USA & India Anniversary
5		4	5	6	7	8	9	6	21	12 <sup>th</sup> Christmas
6		11	12	13	14	15	16	5	26	
7		18	19	20	21	22	23	6	32	
8			26	27	28	29	30	5	37	
9	January 2024	1	2	3	4	5	6	5	42	14 <sup>th</sup> Makara Sankranti
10		8	9	10	11	12	13	6	48	16 <sup>th</sup> Republic Day
11			16	17	18	19	20	4	52	18 <sup>th</sup> Day
12			23	24	25			3	55	
13		30	31					2	57	

13		28	29	30				1	30	
14					1	2	3	4	47	8 <sup>th</sup> Expert Yakshana on Internal Assessment
15	February 2024	5	6	7	8	9	10	4	48	
16		12	13	14 14 <sup>th</sup>	15 14 <sup>th</sup>	16	17	5	75	24 <sup>th</sup> Test
17		18	19	20	21	22	23	6	76	
18		24	25	26	27	28	29			
19						1	2			24 <sup>th</sup> Test
20		4 14 <sup>th</sup>	5 14 <sup>th</sup>	6	7	8	9 14 <sup>th</sup>			
		Final Working Day								80

Course: III

COB (Commencement of Semester)	IA: Internal Assessment	GI (Government Holiday)	MA - monitoring Activity
IMS: Internal Marks Submission	QPS: Question Paper Submission	DM: Department Meeting	IBB: Inter Book Submission
MRS: Mentor Report Submission	EE: Expert Lecture	FINM: Final Internal Mark Submission	LWD: Last Working Day
SI: Student ID	CTM: Class Teacher Meeting	MAR: Monthly Attendance Report	BF: Students Feedback

Prepared by: Mrs. Sandhya K.P.  
In-charge, Internal Assessment

Approved by: Mr. Mahesh S.R.  
In-charge, IBB

Signature

Signature



M.A. Engineering College

Form No.

BE/EE/001/20/01

Regulation

Time Calendar of Exams Oct-21 to May

(From 2021 - March 2022)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING /ADSO-

Sl. No.	Month	DATE						TOTAL NO OF WORKING DAYS		EVENTS
		SUN	MON	TUE	WED	THU	FRI	Classes	Examinations	
1	November 2021	18 QYS	19	20	21	22	23	4	4	
2		24	25	26	27	28	29	6	10	10 <sup>th</sup> & 11 <sup>th</sup> Nov
3		30	01	02				4	14	16 <sup>th</sup> November Ayazuddin
4	December 2021					03	04	1	11	11 <sup>th</sup> & 12 <sup>th</sup> Dec Autonomous
5		05	06	07	08	09	10	6	21	13 <sup>th</sup> Christmas
6		11	12	13	14	15	16	6	26	
7		17	18	19	20	21	22	6	32	
8			23	24	25	26	27	6	38	
9	January 2022	01	02	03	04	05	06	6	44	15 <sup>th</sup> Makar Sankranti
10		07	08	09	10	11 QYS	12	6	50	16 <sup>th</sup> Republic Day
11			13	14 LAI	15 LAI	16 LAI	17	6	56	16 <sup>th</sup> Year
12		18	19	20	21		22	6	62	

		14	15	16	17	18	19	20	
1					1	2	3	4	5 <sup>th</sup> Report Tutorials on SMMI Software
2		1	2	3	4	5	6	7	8 <sup>th</sup> Test
3	February 2022	12 QPS	13	14 IA2	15 IA2	16 IA2	17	18	19
4		20	21	22	23	24	25	26	
5		27	28	29			4	5	
6					1	2	3	4	5 <sup>th</sup> Marks Review
7	March 2022	6	7	8	9 QPS	10	11	12	13 <sup>th</sup> Test
8		14 IA1	15 IA1	16 IA1	17	18 IA2	19	20	
9	Total Working Days							24	

Course III

CA: Commercial of Semester	IA: Internal Assessment	QA: Question Paper	MA: marking Activity
DM: Internal Marks Distribution	QPS: Question Paper Submission	HW: Department Meeting	IBS: In-Book Submission
MAR: Monthly Report Submission	EL: Expert letters	FIAR: Final Internal Marks Submission	EW: End Working Day
CS: Class Teacher Meeting	CTM: Class Teacher Meeting	MAR: Monthly Attendance Report	ST: students Feedback

Approved by  
Head of Department  
Department of Computer Science

Approved by  
Head of Department  
Department of Computer Science

## Course Information File

Semester & Year: III & 2023

Subject Name: Digital Design and Computer Organization	Subject Code: DCS362
Total Teaching Hours: 40 hrs.	Duration of Exam: 03
Exam Marks: 50	Lab Marks: 50
Lecturer/Plat Author: Mrs. Sacha Jewargi	
Designation: Assistant Professor	
Number of times taught this subject :1	
Verified by:	Date: 06/03/2023

### Course objectives:

- To demonstrate the functionalities of binary logic system
- To explain the working of combinational and sequential logic system
- To realize the basic structure of computer system
- To illustrate the working of I/O operations and processing unit.

**Course Outcomes:** At the end of the course, the student will be able to:

Sl. No	Course Outcomes	Bloom's Taxonomy Level
CO1	Apply the K-Map techniques to simplify various Boolean expressions.	L1
CO2	Design different types of combinational and sequential circuits along with Verilog programs.	L2
CO3	Describe the fundamentals of machine instructions, addressing modes and Processor performance.	L3
CO4	Explain the approaches involved in achieving communication between processor and I/O devices.	L4
CO5	Analyze Internal Organization of Memory and Impact of cache/Pipelining on Processor Performance.	L3

## Teaching Pedagogy:

1. Lecture.
2. Assignment.
3. Class Discussion.
4. Course Examinations.
5. Tutorial.
6. Quiz.
7. Seminars

## Mapping of Graduate Attributes to Course Outcomes (COs):

Course Outcomes	Program Outcomes												Program Specific Outcomes		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	
	Engineering knowledge		Problem analysis	Design/development of solutions	Conduct investigations of complex problems	Modern tool usage	The engineer and society	Environment and sustainability	Ethics	Individual and team work	Communication	Project management and finance	Life-long learning	Solving Skill Problem	Professional Skill
CO1:	L	M	M											M	
CO2:	M	M	M	M										M	M
CO3:	M	L	M	M										M	L
CO4:	M	M	M											M	M
CO5:	M	L	M	M										M	M

## Degree of Compliance:

- High (H) : Greater than 70%  
 Medium (M) : Between 40 to 69%  
 Low (L) : Between 00 to 39%

## Syllabus Content

Subject Code: BCS302

IA: 50

Subject Name: Digital Design and Computer Organization

Exam Marks: 50

Teaching Hours: 40

Topics	Hours	% of Portion Covered	
		Chapter wise	Cumulative
<b>Module – 1</b> Introduction to Digital Design: Binary Logic, Basic Theorems And Properties Of Boolean Algebra, Boolean Functions, Digital Logic Gates, Introduction, The Map Method, Five-Variable Map, Don't-Care Conditions, NAND and NOR Implementation, Other Hardware Description Language – Verilog Model of a simple circuit	08 hours	20	20
<b>Module – 2</b> Combinational Logic: Introduction, Combinational Circuits, Design Procedure, Binary Adder- Subtractor, Decoders, Encoders, Multiplexers, HDL Models of Combinational Circuits – Adder, Multiplexer, Encoder. Sequential Logic: Introduction, Sequential Circuits, Storage Elements: Latches, Flip-Flops.	08 hours	20	40
<b>Module – 3</b> Basic Structure of Computers: Functional Units, Basic Operational Concepts, Bus structure, Performance – Processor Clock, Basic Performance Equation, Clock Rate, Performance Measurement. Machine Instructions and Programs: Memory Location and Addresses, Memory Operations, Instruction and Instruction sequencing, Addressing Modes.	08 hours	20	60
<b>Module – 4</b> Input/output Organization: Accessing I/O Devices, Interrupts – Interrupt Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices, Direct Memory Access: Bus Arbitration, Speed, size and Cost of memory systems. Cache Memories – Mapping Functions.	08 hours	20	80
<b>Module – 5</b> Basic Processing Unit: Some Fundamental Concepts: Register Transfers, Performing ALU operations, fetching a word from Memory, Storing a word in memory, Execution of a Complete Instruction.	08 hours	20	100



Pipelining: Basic concepts, Role of Cache memory, Pipeline Performance.

#### TEXT BOOKS:

1. M. Morris Mano & Michael D. Ciletti, Digital Design With an Introduction to Verilog Design, 5e, Pearson Education.
2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Computer Organization, 3<sup>rd</sup> Edition, Tata McGraw Hill.

Web links and Video Lectures (e-Resources):  
<http://caul1-sith.vlabs.ac.in/>

#### EVALUATION SCHEME:

EA SCHEME	
Assessment	Weightages in Marks
Internal Assessment Exam 1	25
Internal Assessment Exam 2	25
Improvement- Internal Assessment Exam 3	25
Final Internal Assessment Marks	Average of Two
Assignments/Seminar etc	10
<b>Total (Average + Assignment/Seminar etc)</b>	<b>25</b>
Laboratory Record & conduction of experiment	15
Lab test	10
<b>Total</b>	<b>25</b>
<b>IPCC Total</b>	<b>50</b>

## SUBJECT UTILIZATION FOR IA EXAMS:

Module	Chapter	Teaching Hours	No. of Questions in		
			IA Exam I	IA Exam II	IA Exam III
1.1	Introduction to Digital Design	10	VTU Exam Pattern  (Answer any two full questions choosing any one question from each part)		
	Combinational logic and sequential logic	10			
1.4	Basic structure of computers and instructions and programs	10			
	Input/Output Organization	10			
2	Basic Processing with Pipelining	10			

### Module Wise Plan

Subject Name: Digital Design and Computer Organization

Subject Code: BCS302

Module Name and Title: 1. Introduction to Digital design

Learning Objectives:

At the end of this chapter student should be able to:

1. Explain the basic theorem and properties of Boolean algebra.
2. Design the digital logic gates.
3. Perform the 2-map problems.
4. Explain the NAND and NOR gate implementation.
5. Explain the steps in HDL program.

## Learning Outcomes:

1. Understanding the digital logic gates
2. Understanding how to solve K-map using different variables.
3. Understanding how to implement NAND and NOR gates.
4. Understanding the steps of HDL programming.

## Lesson Schedule:

Class Number	Partion covered	Book	Page No.
1	Introduction to Digital Design: Binary Logic, Basic Theorems And Properties Of Boolean Algebra.	T1	30-50
2	Boolean Functions, Digital Logic Gates.	T1	45-65
3,4	Introduction, The Map Method, Three-Variable K-map	T1	73-79
5,6	Four variable K-map.	T1	80-87
7,8	Don't care conditions.	T1	88-90
9	NAND and NOR Implementation.	T1	90-102
10	Other Hardware Description Language – Verilog Model of a simple circuit.	T1	108-118

## Questions

## Blooms Taxonomy

- 1 With symbol, truth table and Boolean expression explain  
a) AND gate b) OR gate c) NOT gate d)XOR gate e)NAND GATE L1
- 2 Explain basic theorem and properties of Boolean algebra? L1
- 3 Realize the function using only two input NAND gate and inverter  
i)  $f1 = \sum m(0,2,3,4,5)$   
ii)  $f2 = \sum m(1,2,6,7)$  L1
- 4  $F(P, Q,R,S) = \sum m(0,3,5,6,7,11,14)$ . Write the SOP and logic diagram. L2
- 5  $F(A,B,C,D) = \sum m(1,2,3,5,6,7,11,12,13,14,15)$ . Draw the logic diagram. L2
- 6  $F(w,x,y,z) = \sum m(7,9,12,13,14,15) + d(4,11)$  L2
- 7  $F(ABCD) = \sum m(0,1,2,3,10,11,12,13,14,15)$  L2
- 8 Realize the given function  $F = \overline{bc} + a\overline{b} + ab$  L2

9.  $F(WXYZ) = \overline{XZ} + WYZ + \overline{WYZ} + \overline{XY}$ . Realize the given function. L2
10.  $Y = ABCD + \overline{ABCD} + \overline{ABC} + \overline{AB}$  L2

**Module Name and Title: 2. Combinational and Sequential circuit**

**Learning Objectives:**

At the end of this chapter student should be able to:

1. Explain the combinational circuit.
2. Explain how to design Adder and Subtractor.
3. Explain the decoder, encoder and multiplexer.
4. Explain the steps to write HDL program code.
5. Explain the Methods of sequential circuit.
6. Explain the implementation of latches and flip-flops.

**Learning Outcomes:**

1. Understanding the combinational circuit.
2. Understanding how to implement Adder, Subtractor.
3. Understanding how to design Decoder, Encoder and Multiplexer.
4. Understanding the steps to write HDL programs.
5. Understanding the design method of sequential circuit.
6. Understanding the design concept and implementation of latches and flip-flops.

**Lesson Schedule:**

Class Number	Portion covered	Book	Page No.
11	Introduction: Combinational Circuits	T1	125-127
12	Design Procedure: Binary Adder	T1	129-141
13	Subtractor, Decoders	T1	141-154
14	Encoders, Multiplexers	T1	155-163
15	HDL Models of Combinational Circuits – Adder, Multiplexer, Encoder.	T1	164-181
16	Sequential Logic: Introduction, Sequential Circuits.	T1	190-192
17	Storage Elements: Latches	T1	193-196
18	Flip-Flops.	T1	196-203



## Questions

## Blooms Taxonomy

- |    | Questions   | Blooms<br>Taxonomy |
|----|---|--------------------|
| 1  | Design a Full adder by constructing truth table, logic diagram and simplify the output equation.  | L2                 |
| 2  | Design and explain half subtractor.   | L2                 |
| 3  | Explain the working principle of 4 bit binary adder with carry propagation.   | L2                 |
| 4  | Explain multiplexer with the help of logic diagram and corresponding expression.  | L2                 |
| 5  | Briefly explain with neat diagram 3:8 decoder.  | L2                 |
| 6  | Explain in brief history of HDL and structure of HDL module.  | L1                 |
| 7  | Explain the full subtractor with circuit diagram and expression.  | L2                 |
| 8  | What is VHDL? show how to model 4:1 MUX using VHDL conditional assignment statement.  | L2                 |
| 9  | Using structural model, write VHDL code for Half adder  | L2                 |
| 10 | Explain structure of VHDL program. Write VHDL code for 4-bit parallel adder using full adder as component.                                  | L2                 |
| 11 | Explain working of SR latch using NOR gates.  | L3                 |
| 12 | Explain with neat diagram, working of JK flip flop and derive the characteristics equation.   | L3                 |
| 13 | Derive characteristics equation for the following flip flops.<br>i) SR flip flop<br>ii) D flip flop<br>iii) T flip flop<br>iv) JK flip flop | L3                 |

### Module Name and Title: 3. Basic structure of computers

#### **Learning Objectives:**

At the end of this chapter student should be able to:

1. Explain the meaning and types of functional units of computer.
2. Explain the Stages of bus structure.
3. Explain the Role of performance of clock in processor.
4. Explain the machine instructions and program.
5. Explain different types of addressing modes.

#### **Learning Outcomes:**

1. Understanding the meaning and operational concepts.

2. Understanding the Performance of processor clock.
3. Understanding the machine instruction and program.
4. Understanding the instruction and addressing modes.

#### Lesson Schedule:

Class Number	Portion covered	Book	Page No.
19	Functional Units, Basic Operational Concepts.	T2	2-7
20	Bus structure, Performance – Processor Clock.	T2	9-14
21	Basic Performance Equation, Clock Rate.	T2	14-16
22	Performance Measurement, Machine Instructions and Program.	T2	17-20
23	Memory Location and Addresses.	T2	33-36
24	Memory Operations, Instruction and Instruction sequencing.	T2	36-44
25	Addressing Modes.	T2	48-56

#### Questions

#### Blooms Taxonomy

- |    |  |        |
|----|--|--------|
| 1  | With a neat diagram describe the functional unit of computer.  | L1, L2 |
| 2  | Explain the basic operational concept between processor and memory with neat diagram.                                  | L2     |
| 3  | Explain various parameters that affects the performance of a computer and also provide the basic performance equation. | L2     |
| 4  | Explain bus structure.   | L2     |
| 5  | Write a note on processor clock.   | L2     |
| 6  | Explain how to measure the performance of computer.  | L2     |
| 7  | Explain the i) one address instruction ii) two address instruction iii) three address instruction with example?        | L2     |
| 8  | Define byte addressability, Big-Endian and Little-Endian assignment briefly.   | L2     |
| 9  | Explain memory location addressing.  | L2     |
| 10 | Explain memory operation with example.   | L2     |
| 11 | Illustrate instruction and instruction sequential with example.  | L2     |
| 12 | Explain conditional codes with example.  | L2     |
| 13 | Discuss the following addressing modes with example<br>i) Immediate ii) Register iii) Direct iv) Indirect v) Base      | L2     |

## Module Name and Title: 4. Input/output Organization

### Learning Objectives:

At the end of this chapter student should be able to:

1. Explain the memory mapping and I/O mapping.
2. Explain the need of Interrupt.
3. Explain the Direct Memory Access.
4. Explain the concept of Bus Arbitration.
5. Explain the cache memory and memory mapping.

### Learning Outcomes:

1. Understanding the memory mapping and I/O mapping.
2. Understanding the significance of Interrupt.
3. Understanding the concept of Direct memory Access.
4. Understanding the importance of Bus Arbitration.
5. Understanding the concept of cache memory and memory mapping.

### Lesson Schedule:

Class Number	Portion covered	Book	Page No.
26	Accessing I/O Devices	T2	204-205
27	Interrupts -- Interrupt Hardware	T2	205-210
28,29	Enabling and Disabling Interrupts, Handling Multiple Devices.	T2	211-213
30	Direct Memory Access	T2	234-236
31	Bus Arbitration	T2	237-240
32	Speed, size and Cost of memory systems.	T2	313
33	Cache Memories	T2	313-315
34	Mapping Functions	T2	316-321

### Questions

1. Write a note on single bus structure with neat diagram.
2. Explain the concept of memory map I/O and I/O interface with neat diagram.

### Blooms Taxonomy

L2

L1

- |    |  |    |
|----|--|----|
| 3  | Write a note on i) Interrupt hardware ii) Interrupt nesting.   | L2 |
| 4  | Explain the following i) vectored interrupt ii) simultaneous request.  | L2 |
| 5  | Define interrupt. Point out and explain the various types of enabling and disabling interrupt.                           | L2 |
| 6  | Explain the following method of handling interrupt from multiple devices.<br>(i) Daisy chain<br>(ii) Priority structure. | L2 |
| 7  | Explain operation of DMA with neat diagram.  | L2 |
| 8  | Define Bus arbitration? Explain centralized arbitration mechanism in DMA with a neat diagram.                            | L2 |
| 9  | Explain the distributed arbitration mechanism in DMA with a neat diagram.  | L2 |
| 10 | Define cache memory? Explain various types with neat diagram.  | L2 |
| 11 | What is mapping? Explain set associative technique with neat diagram.  | L2 |
| 12 | What is cache memory? Explain direct mapping.  | L2 |

**Module Name and Title: 5. Basic Processing Unit**

**Learning Objectives:**

At the end of this chapter student should be able to answer:

1. Explain the fundamental concepts of processing unit.
2. Explain the steps in performing ALU operation.
3. Explain how to fetch and store a word in memory.
4. Explain the basic concept of pipelining.
5. Explain the role of cache memory.
6. Explain the pipeline performance.

**Learning Outcomes:**

1. Understanding the fundamental concepts of processing unit.
2. Understanding the steps in performing ALU operation and register transfer.
3. Understanding how to fetch, store and execution of a word in memory.
4. Understanding the basic concept of pipelining
5. Understanding the role of cache memory
6. Understanding the pipelining performance.





M E ENGINEERING COLLEGE, BENGALURU

First Year Table

Form No: MEPE-001

Department: Electrical

Page No: 10

Department: COMBINED SCIENCE AND ENGINEERING  
Semester: IV SEM A Year


CLASS TEACHER:

Mrs. Susha Aravind

Day	Subject	Time	Instructor	Classroom			Practical		
				1st	2nd	3rd	1st	2nd	3rd
Monday	ADVANCED LAB (ELECTRICITY)	10:00 AM - 12:00 PM	DR. J. LALITHA	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM
Tuesday	ADA	9:00 AM - 10:00 AM	DR. J. LALITHA	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM
Wednesday	ADA	9:00 AM - 10:00 AM	DR. J. LALITHA	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM
Thursday	ADA	9:00 AM - 10:00 AM	DR. J. LALITHA	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM
Friday	ADA	9:00 AM - 10:00 AM	DR. J. LALITHA	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM
Saturday	ADA	9:00 AM - 10:00 AM	DR. J. LALITHA	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM	10:00 AM - 12:00 PM	12:00 PM - 02:00 PM	02:00 PM - 04:00 PM

Sl. No.	Project Title	Project Code	Faculty Name	Total Number of projects		
				1	2	3
1	Analysis & Design of Algorithms	BCS001	DR. J. LALITHA	1	1	1
2	Microprocessors	BCS002	DR. J. LALITHA	1	1	1
3	Database Management Systems	BCS003	DR. J. LALITHA	1	1	1
4	Analysis & Design of Algorithms Lab	BCS004	DR. J. LALITHA	1	1	1
5	Database Management Systems Lab	BCS005	DR. J. LALITHA	1	1	1
6	Technical writing using LaTeX	BCS006	DR. J. LALITHA	1	1	1
7	Biography For Engineers	BCS007	DR. J. LALITHA	1	1	1
8	External Human Values	BCS008	DR. J. LALITHA	1	1	1
9	National Service Scheme (NSS) Physical Education (PE) Sports and Athletics Tests	BCS009	DR. J. LALITHA	1	1	1

Prepared by: DR. J. LALITHA  
 Designation: Asst. Professor  
 Signature: [Signature]  
 Approved by: DR. P. MANJUNATH  
 Designation: Principal  
 Signature: [Signature]



# M.S. ENGINEERING COLLEGE, BERHAMPORE

Date: \_\_\_\_\_

Form No. BEE-2023

Name of student

Roll No.:

CLASS TEACHER

Mr. Dipan Pal

Department: **COMPUTER SCIENCE & APPLICATIONS ENGINEERING**

Semester: VI

Sl. No.	Subject Name	Section to be taken	Instructor to be taken	Workshop to be taken	L-Steps to be taken	L-Steps to be taken	L-Steps to be taken	T-Steps to be taken
1	Advance in Java	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
2	Advance in Python	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
3	Advance in JavaScript	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
4	Advance in PHP	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
5	Advance in Kotlin	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
6	Advance in Rust	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
7	Advance in C#	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
8	Advance in Swift	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
9	Advance in Kotlin	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					
10	Advance in Kotlin	2	3	4	5	6	7	8
			CR/AL-LAB (Practical)					

Sl. No.	Subject Name	Section to be taken	Instructor to be taken	Workshop to be taken	L-Steps to be taken	L-Steps to be taken	L-Steps to be taken	T-Steps to be taken
1	Advance in Java	2	3	4	5	6	7	8
2	Advance in Python	2	3	4	5	6	7	8
3	Advance in JavaScript	2	3	4	5	6	7	8
4	Advance in PHP	2	3	4	5	6	7	8
5	Advance in Kotlin	2	3	4	5	6	7	8
6	Advance in Rust	2	3	4	5	6	7	8
7	Advance in C#	2	3	4	5	6	7	8
8	Advance in Swift	2	3	4	5	6	7	8
9	Advance in Kotlin	2	3	4	5	6	7	8
10	Advance in Kotlin	2	3	4	5	6	7	8

PREPARED BY: **PROF. A.S. SAHA** VERIFIED BY: **DR. MANJIB K. S. H.**

DEPARTMENT: **COMPUTER SCIENCE & APPLICATIONS ENGINEERING** SEMESTER: **VI**

DATE: \_\_\_\_\_

Principal  
M.S. Engineering College  
Narasimha Agrahar, Sethalla Post  
Burdwan - 723 110

Department: COMPUTER SCIENCE & INFORMATION

Semester: 1st SEM (2023-2024)

CLASS TEACHER: Ms. Ashwini H

Effective Date: 10/03/24  
Date: 10/10/24

DAY	SIN AM TO 12:30 AM	12:30 PM TO 02:30 PM	PERIOD		12:30 PM TO 02:30 PM	02:30 PM TO 04:30 PM	04:30 PM TO 06:30 PM
			TO	FROM			
MONDAY	1	2	3	4	5	6	7
TUESDAY	-	1st	1st	2nd	3rd	4th	5th
WEDNESDAY	Project Work Phase - 2		Project Work Phase - 3		Project Work Phase - 2		
THURSDAY	Technical Seminar		Technical Seminar		Technical Seminar		
FRIDAY	Project Work Phase - 2		Project Work Phase - 2		Project Work Phase - 2		
SATURDAY	Project Work Phase - 2 / Technical Seminar / Internship		Project Work Phase - 2 / Technical Seminar / Internship		Internship		

Sl. No.	PROJECT NAME	REFERENCE CODE	ACTIVITY NAME	1	2	3	4
1	Internet of Things	18CSP1	Dr. Ashwini H	3	-	-	-
2	Image and Sounds	18CSP2	Dr. Ashwini H	3	-	-	-
3	Project Work Phase - 1	18CSP3	Dr. Ashwini H	-	-	-	3
4	Technical Seminar	18CSP4	Dr. Ashwini H	-	-	-	3
5	Internship	18CSP5	Dr. Ashwini H	-	-	-	-
APPROVED BY THE PRINCIPAL				APPROVED BY: Dr. J. MANJUNATH			
DEPARTMENTAL ASSOCIATE PRINCIPAL				DEPARTMENTAL PRINCIPAL			
SIGNATURE: 				SIGNATURE: 			



## Course Information File

Semester & Year: III & 2023

Subject Name: Digital Design and Computer Organization	Subject Code: DCS302
Total Teaching Hours: 40 hrs.	Duration of Exam: 03
Exam Marks: 50	Lab Marks: 50
Lecturer Name: Mrs. Sacha Jwari	
Designation: Assistant Professor	
Number of times taught this subject :1	
Verified by:	Date: 06/03/2023

### Course objectives:

- To demonstrate the functionalities of binary logic system
- To explain the working of combinational and sequential logic system
- To realize the basic structure of computer system
- To illustrate the working of I/O operations and processing unit

**Course Outcomes:** At the end of the course, the student will be able to:

Sl. No	Course Outcomes	Bloom's Taxonomy Level
CO1	Apply the K-Map techniques to simplify various Boolean expressions.	L1
CO2	Design different types of combinational and sequential circuits along with Verilog programs.	L2
CO3	Describe the fundamentals of machine instructions, addressing modes and Processor performance.	L3
CO4	Explain the approaches involved in achieving communication between processor and I/O devices.	L4
CO5	Analyze Internal Organization of Memory and Impact of cache/Pipelining on Processor Performance.	L3

## Teaching Pedagogy:

1. Lecture.
2. Assignment.
3. Class Discussion.
4. Course Examination.
5. Tutorial.
6. Quiz.
7. Seminars

## Mapping of Graduate Attributes to Course Outcomes (COs):

Course Outcomes	Program Outcomes												Program Specific Outcomes		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	
Engineering knowledge															
Problem analysis															
Design/development of solutions															
Conduct investigations of complex problems															
Modern tool usage															
The engineer and society															
Environment and sustainability															
Ethics															
Individual and team work															
Communication															
Project management and finance															
Life-long learning															
Solving SUII Problem															
Professional SUII															
CO1:	M	M	M										M		
CO2:	M	M	M	M									M	M	
CO3:	M	L	M	L									M	M	L
CO4:	M	M	M										M	M	M
CO5:	M	L	M	L									M	M	M

## Degree of Compliance:

- High (H) : Greater than 70%  
 Medium (M) : Between 40 to 69%  
 Low (L) : Between 00 to 39%

## Syllabus Content

Subject Code: BCS302

IA: 50

Subject Name: Digital Design and Computer Organization

Exam Marks: 50

Teaching Hours: 40

Topics	Hours	% of Portion Covered	
		Chapter wise	Cumulative
<b>Module - 1</b> Introduction to Digital Design: Binary Logic, Basic Theorems And Properties Of Boolean Algebra, Boolean Functions, Digital Logic Gates, Introduction, The Map Method, Four-Variable Map, Don't-Care Conditions, NAND and NOR Implementation, Other Hardware Description Language – Verilog Model of a simple circuit	08 hours	20	20
<b>Module - 2</b> Combinational Logic: Introduction, Combinational Circuits, Design Procedure, Binary Adder- Subtractor, Decoders, Encoders, Multiplexers. HDL Models of Combinational Circuits – Adder, Multiplexer, Encoder. Sequential Logic: Introduction, Sequential Circuits, Storage Elements: Latches, Flip-Flops.	08 hours	20	40
<b>Module - 3</b> Basic Structure of Computers: Functional Units, Basic Operational Concepts, Bus structure, Performance - Processor Clock, Basic Performance Equation, Clock Rate, Performance Measurement. Machine Instructions and Programs: Memory Location and Addresses, Memory Operations, Instruction and Instruction sequencing, Addressing Modes.	08 hours	20	60
<b>Module - 4</b> Input/output Organization: Accessing I/O Devices, Interrupts – Interrupt Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices, Direct Memory Access: Bus Arbitration, Speed, size and Cost of memory systems. Cache Memories – Mapping Functions.	08 hours	20	80
<b>Module - 5</b> Basic Processing Unit: Some Fundamental Concepts: Register Transfers, Performing ALU operations, fetching a word from Memory, Storing a word in memory. Execution of a Complete Instruction.	08 hours	20	100

Pipelining: Basic concepts, Role of Cache memory, Pipeline Performance.

#### TEXT BOOKS:

1. M. Morris Mano & Michael D. Ciletti, Digital Design With an Introduction to Verilog Design, 5e, Pearson Education.
2. Carl Hamacher, Zvonko Vranesic, Safwan Zaky, Computer Organization, 3<sup>rd</sup> Edition, Tata McGraw Hill.

Web links and Video Lectures (e-Resources):  
<http://caul1-01th.vlabs.ac.in/>

#### EVALUATION SCHEME:

EA SCHEME	
Assessment	Weightages in Marks
Internal Assessment Exam 1	25
Internal Assessment Exam 2	25
Improvement- Internal Assessment Exam 3	25
Final Internal Assessment Marks	Average of Two
Assignments/Seminar etc	10
<b>Total (Average + Assignment/Seminar etc)</b>	<b>25</b>
Laboratory Record & conduction of experiment	15
Lab test	10
<b>Total</b>	<b>25</b>
<b>IPCC Total</b>	<b>50</b>



## SUBJECT UTILIZATION FOR IA EXAMS:

Module	Chapter	Teaching Hours	No. of Questions in		
			IA Exam I	IA Exam II	IA Exam III
1.1	Introduction to Digital Design	10	VTU Exam Pattern  (Answer any two full questions choosing any one question from each part)		
	Combinational logic and sequential logic	10			
2.4	Basic structure of computers and instructions and programs	10			
	Input/Output Organization	10			
3	Basic Processing with Pipelining	10			

### Module Wise Plan

Subject Name: Digital Design and Computer Organization

Subject Code: BCS302

Module Name and Title: 1. Introduction to Digital design

Learning Objectives:

At the end of this chapter student should be able to:

1. Explain the basic theorem and properties of Boolean algebra.
2. Design the digital logic gates.
3. Perform the 3-map problems.
4. Explain the NAND and NOR gate implementation.
5. Explain the steps in HDL program.



## Learning Outcomes:

1. Understanding the digital logic gates.
2. Understanding how to solve K-map using different variables.
3. Understanding how to implement NAND and NOR gates.
4. Understanding the steps of HDL programming.

## Lesson Schedule:

Class Number	Partion covered	Book	Page No.
1	Introduction to Digital Design: Binary Logic, Basic Theorems And Properties Of Boolean Algebra.	T1	30-50
2	Boolean Functions, Digital Logic Gates.	T1	45-65
3,4	Introduction, The Map Method, Three-Variable K-map	T1	73-79
5,6	Four variable K-map.	T1	80-87
7,8	Don't care conditions.	T1	88-90
9	NAND and NOR Implementation.	T1	90-102
10	Other Hardware Description Language – Verilog Model of a simple circuit.	T1	108-118

## Questions

- |   | Questions   | Blooms Taxonomy |
|---|---|-----------------|
| 1 | With symbol, truth table and Boolean expression explain<br>a) AND gate b) OR gate c) NOT gate d)XOR gate e)NAND GATE          | L1              |
| 2 | Explain basic theorem and properties of Boolean algebra?  | L1              |
| 3 | Realize the function using only two input NAND gate and inverter<br>i) $f1 = \sum m(0,2,3,4,5)$<br>ii) $f2 = \sum m(1,2,6,7)$ | L1              |
| 4 | $F(P, Q,R,S) = \sum m(0,3,5,6,7,11,14)$ . Write the SOP and logic diagram.  | L2              |
| 5 | $F(A,B,C,D) = \sum m(1,2,3,5,6,7,11,12,13,14,15)$ . Draw the logic diagram.   | L2              |
| 6 | $F(w,x,y,z) = \sum m(7,9,12,13,14,15) + d(4,11)$  | L2              |
| 7 | $F(ABCD) = \sum m(0,1,2,3,10,11,12,13,14,15)$   | L2              |
| 8 | Realize the given function $F = \overline{bc} + ab + \overline{ab}$   | L2              |

- 9  $F(WXYZ) = \overline{XZ} + WYZ + \overline{WYZ} + \overline{XY}$ . Realize the given function L2
- 10  $Y = ABCD + \overline{ABCD} + \overline{ABC} + \overline{AB}$  L2

**Module Name and Title: 2. Combinational and Sequential circuit**

**Learning Objectives:**

At the end of this chapter student should be able to:

1. Explain the combinational circuit.
2. Explain how to design Adder and Subtractor.
3. Explain the decoder, encoder and multiplexer.
4. Explain the steps to write HDL program code.
5. Explain the Methods of sequential circuit.
6. Explain the implementation of latches and flip-flops.

**Learning Outcomes:**

1. Understanding the combinational circuit.
2. Understanding how to implement Adder, Subtractor.
3. Understanding how to design Decoder, Encoder and Multiplexer.
4. Understanding the steps to write HDL programs.
5. Understanding the design method of sequential circuit.
6. Understanding the design concept and implementation of latches and flip-flops.

**Lesson Schedule:**

Class Number	Portion covered	Book	Page No.
11	Introduction: Combinational Circuits	T1	125-127
12	Design Procedure: Binary Adder	T1	129-141
13	Subtractor, Decoders	T1	141-154
14	Encoders, Multiplexers	T1	155-163
15	HDL Models of Combinational Circuits – Adder, Multiplexer, Encoder.	T1	164-181
16	Sequential Logic: Introduction, Sequential Circuits.	T1	190-192
17	Storage Elements: Latches	T1	193-196
18	Flip-Flops.	T1	196-203

## Questions

## Blooms Taxonomy

- |    | Questions  | Blooms Taxonomy |
|----|--|-----------------|
| 1  | Design a Full adder by constructing truth table, logic diagram and simplify the output equation.   | L2              |
| 2  | Design and explain half subtractor.  | L2              |
| 3  | Explain the working principle of 4 bit binary adder with carry propagation.  | L2              |
| 4  | Explain multiplexer with the help of logic diagram and corresponding expression.   | L2              |
| 5  | Briefly explain with neat diagram 3:8 decoder.   | L2              |
| 6  | Explain in brief history of HDL and structure of HDL module.   | L1              |
| 7  | Explain the full subtractor with circuit diagram and expression.   | L2              |
| 8  | What is VHDL? show how to model 4:1 MUX using VHDL conditional assignment statement.   | L2              |
| 9  | Using structural model, write VHDL code for Half adder.  | L2              |
| 10 | Explain structure of VHDL program. Write VHDL code for 4-bit parallel adder using full adder as component.                                 | L2              |
| 11 | Explain working of SR latch using NOR gates.   | L3              |
| 12 | Explain with neat diagram, working of JK flip flop and derive the characteristics equation.  | L3              |
| 13 | Derive characteristics equation for the following flip flops<br>i) SR flip flop<br>ii) D flip flop<br>iii) T flip flop<br>iv) JK flip flop | L3              |

### Module Name and Title: 3. Basic structure of computers

#### Learning Objectives:

At the end of this chapter student should be able to:

1. Explain the meaning and types of functional units of computer.
2. Explain the Stages of bus structure.
3. Explain the Role of performance of clock in processor.
4. Explain the machine instructions and program.
5. Explain different types of addressing modes.

#### Learning Outcomes:

1. Understanding the meaning and operational concepts.

2. Understanding the Performance of processor clock.
3. Understanding the machine instruction and program.
4. Understanding the instruction and addressing modes.

### Lesson Schedule:

Class Number	Portion covered	Book	Page No.
19	Functional Units, Basic Operational Concepts.	T2	2-7
20	Bus structure, Performance – Processor Clock.	T2	9-14
21	Basic Performance Equation, Clock Rate.	T2	14-16
22	Performance Measurement, Machine Instructions and Program.	T2	17-20
23	Memory Location and Addresses.	T2	33-36
24	Memory Operations, Instruction and Instruction sequencing.	T2	36-44
25	Addressing Modes.	T2	48-56

### Questions

### Blooms Taxonomy

- |    |  |        |
|----|--|--------|
| 1  | With a neat diagram describe the functional unit of computer.  | L1, L2 |
| 2  | Explain the basic operational concept between processor and memory with neat diagram.                                  | L2     |
| 3  | Explain various parameters that affects the performance of a computer and also provide the basic performance equation. | L2     |
| 4  | Explain bus structure.   | L2     |
| 5  | Write a note on processor clock.   | L2     |
| 6  | Explain how to measure the performance of computer.  | L2     |
| 7  | Explain the i) one address instruction ii)two address instruction iii)three address instruction with example?          | L2     |
| 8  | Define byte addressability, Big-Endian and Little-Endian assignment briefly.   | L2     |
| 9  | Explain memory location addressing.  | L2     |
| 10 | Explain memory operation with example.   | L2     |
| 11 | Illustrate instruction and instruction sequential with example.  | L2     |
| 12 | Explain conditional codes with example.  | L2     |
| 13 | Discuss the following addressing modes with example<br>i) Immediate ii) Register iii)Direct iv)Indirect v)Index        | L2     |



## Module Name and Title: 4. Input/output Organization

### Learning Objectives:

At the end of this chapter student should be able to:

1. Explain the memory mapping and I/O mapping.
2. Explain the need of Interrupt.
3. Explain the Direct Memory Access.
4. Explain the concept of Bus Arbitration.
5. Explain the cache memory and memory mapping.

### Learning Outcomes:

1. Understanding the memory mapping and I/O mapping.
2. Understanding the significance of Interrupt.
3. Understanding the concept of Direct memory Access.
4. Understanding the importance of Bus Arbitration.
5. Understanding the concept of cache memory and memory mapping.

### Lesson Schedule:

Class Number	Portion covered	Book	Page No.
26	Accessing I/O Devices	T2	204-205
27	Interrupts -- Interrupt Hardware	T2	205-210
28,29	Enabling and Disabling Interrupts, Handling Multiple Devices.	T2	211-213
30	Direct Memory Access	T2	234-236
31	Bus Arbitration	T2	237-240
32	Speed, size and Cost of memory systems.	T2	313
33	Cache Memories	T2	313-315
34	Mapping Functions	T2	316-321

### Questions

1. Write a note on single bus structure with neat diagram.
2. Explain the concept of memory map I/O and I/O interface with neat diagram.

### Blooms Taxonomy

L2

L1

3	Write a note on (i) Interrupt hardware (ii) Interrupt nesting.	L2
4	Explain the following (i) vector interrupt (ii) simultaneous request.	L2
5	Define interrupt. Point out and explain the various types of enabling and disabling interrupt.	L2
6	Explain the following method of handling interrupt from multiple devices. (i) Daisy chain (ii) Priority structure.	L2
7	Explain operation of DMA with neat diagram.	L2
8	Define Bus arbitration? Explain centralized arbitration mechanism in DMA with a neat diagram.	L2
9	Explain the distributed arbitration mechanism in DMA with a neat diagram.	L2
10	Define cache memory? Explain various types with neat diagram.	L2
11	What is mapping? Explain set associative technique with neat diagram.	L2
12	What is cache memory? Explain direct mapping.	L2

**Module Name and Title: 5. Basic Processing Unit**

**Learning Objectives:**

At the end of this chapter student should be able to answer:

1. Explain the fundamental concept of processing unit.
2. Explain the steps in performing ALU operation.
3. Explain how to fetch and store a word in memory.
4. Explain the basic concept of pipelining.
5. Explain the role of cache memory.
6. Explain the pipeline performance.

**Learning Outcomes:**

1. Understanding the fundamental concepts of processing unit.
2. Understanding the steps in performing ALU operation and register transfer.
3. Understanding how to fetch, store and execution of a word in memory.
4. Understanding the basic concept of pipelining
5. Understanding the role of cache memory
6. Understanding the pipelining performance.



SLS ENGINEERING COLLEGE, BENGALURU

Title: Question Paper

Form No.: SV  
PF-22/1501

I M E C S

Department of Computer Science & Engineering  
Internal Assessment Test - ISubject: Microcontroller  
Subject Code: BCS402  
Max. Marks: 25  
Semester: 4<sup>th</sup>Date: 12/06/24  
Time: 02:00 pm to 03:00 pm  
Duration: 1 Hour  
Section: CSE A and B

Note: Answer any two full questions, selected one question from each part

## PART A

Sl. No.	Questions	Classification as per Bloom's Taxonomy	CO	Marks Allotted
1	a. Compare i. Microprocessor and Microcontroller ii. CISC and RISC.	L1	CO1	8
	b. Discuss the ARM design philosophy.	L1	CO1	4
OR				
2	a. With a neat diagram, explain the 4 main hardware components of a ARM based embedded device.	L2	CO1	6
	b. What is pipelining? Illustrate it with a simple example.	L2	CO1	6

## PART B

Sl. No.	Questions	Classification as per Bloom's Taxonomy	CO	Marks Allotted
3	a. With neat diagram, explain the CPSR.	L1	CO1	7
	b. List and explain ARM processor modes. Also explain ARM core changing from user mode to interrupt request mode on an exception, with neat diagram.	L1	CO1	6
OR				
4	a. Explain the different Data processing instruction in ARM.	L1	CO2	8
	b. Explain the different branch instruction in ARM processor.	L1	CO2	5

Prepared by: Mrs Susha Jewargi  
Designation: Assistant Professor  
Signature: Approved by: Dr. Mallesh H  
Designation: HOD  
Signature:



Subject: Microcontroller  
Subject Code: BCI 403  
Faculty Name: Mrs. Sneha Jewagi

Semester: 2nd Sem (A+B)  
Total Marks: 25  
Total No. Of Pages: \_\_\_\_\_

Q. NO.	Solution	Distribution	
1. a. (i)	<p><u>Microprocessor</u></p> <ol style="list-style-type: none"> <li>It is a processor, memory &amp; I/O components have to be connected externally.</li> <li>Microprocessor is heart of computer system.</li> <li>Memory &amp; I/O has to be connected externally, the circuit becomes large.</li> <li>Cannot be used in compact systems &amp; inefficient.</li> <li>Cost is more.</li> <li>Microprocessors do not have power saving system.</li> <li>Microprocessors are based on von-Neumann model.</li> <li>Processing speed of general microprocessor is above 1GHz.</li> </ol>	<p><u>Microcontroller</u></p> <ol style="list-style-type: none"> <li>Microcontroller has external processor along with internal memory &amp; I/O components.</li> <li>Microcontroller is a heart of embedded system. Memory &amp; I/O are present internally, the circuit is small.</li> <li>Can be used in compact systems &amp; it is efficient.</li> <li>Cost is less.</li> <li>Microprocessors have power saving mode like sleep or power saving mode.</li> <li>Microcontrollers are based on Harvard architecture.</li> <li>Processing speed of microcontroller is 1MHz to 50MHz.</li> </ol>	<p>4m</p>
(ii)	<p><u>RISC</u></p> <p>Simple Computer ↓ Code generator ↓ Processor</p> <ol style="list-style-type: none"> <li>Simple but powerful instructions.</li> <li>Compiles complexity.</li> <li>Execute instructions in single cycle.</li> <li>Instructions are of fixed length.</li> <li>Large set of general purpose registers.</li> <li>Any register can contain either data or an address.</li> <li>Separate load &amp; store instruction.</li> <li>Transfer data between registers &amp; memory.</li> </ol>	<p><u>CISC</u></p> <p>Complex Computer ↓ Code generator ↓ Processor</p> <p>increases complexity</p> <ol style="list-style-type: none"> <li>Instructions are more complicated.</li> <li>Too complex complexity.</li> <li>Takes many cycle to execute.</li> <li>Instructions are of variable length.</li> <li>Limited set of general purpose registers.</li> <li>Dedicated registers for specific purpose.</li> <li>More instructions can be used to transfer between registers &amp; memory.</li> </ol>	<p>4m</p>



Q. No


Solution

Page No. 1/1

1. The ARM processor has been specially designed to be small to reduce power consumption + extend battery operation - application such as mobile phone + personal digital assistant.
2. High code density is major requirement since embedded systems have limited memory due to cost + physical size restrictions. High code density is used for applications that have limited on board memory such as mobile phones.
3. Embedded systems are price sensitive + use low cost memory devices.
4. ARM has incorporated hardware debug technology within the processor so that software engineers can view what is happening while the processor executing code.
5. For a single-chip solution, the smaller area used by the embedded system processor, the more available space for specialized peripherals.

(4M)

2. a. a. a.



ARM, SEAM, FLASH, DRAM, External bus

(2M)

Contd.

Fig-1- ARM-based embedded device, a microcontroller

The main hardware components:

1. ARM processor:- It controls the embedded device. Different versions of ARM processor are available to suit the desired operation characteristics. An ARM processor comprises a core plus surrounding components that interface it with a bus. These components can include caches +

Each component (1M) (1M)


Section

marks  
Out of 100

- 2. Controller:- It coordinates important functional blocks of system. Two commonly found controllers are Interrupt & memory Controller.
- 3. Peripheral:- It provides all input-output capability external to chip & are responsible for uniqueness of embedded devices.
- 4. Bus:- It is used to communicate between different parts of device.

Total  
6m


Q.2. A pipeline is the mechanism a RISC processor uses to execute instructions. using a pipeline speeds up execution by fetching the next instruction while other instructions are being decoded & executed.



3m  
+

- 1. Fetch:- fetch loads an instruction from memory.
  - 2. Decode:- Decode identifies the instruction to be executed.
  - 3. Execute:- Execute processes the instruction & writes the result back to a register.
- Three instructions being fetched, decoded & executed by the processor. Each instruction takes a single cycle to complete after the pipeline is filled.

6m



3m

In third cycle, both the SUB & ADD instructions are moved along pipeline. The ADD instruction is executed, the SUB instruction is decoded & CMP instruction is fetched. This procedure is called filling the pipeline.

Register Flags: N Z C V | Status | Extension | Control | J I S H 0



1m

Control bits	
J	JRQ
F	FIR
I	Thumb

Flag field	
N	Negative
Z	Zero
C	Carry
V	overflow

Interrupts	
I	Thumb
J	Thumb
S	Thumb
H	Thumb
0	Thumb


1m

Q. No	Solution	Marks Distribution
-------	----------	--------------------

Explanation of all processor modes → 3 modes  
 (Privileged modes :- Abort, bus interrupt request, interrupt  
 1 non-privileged modes :- user

5m = 5m

2. how ARM processor modes → 3 modes



4. a) Data processing instructions

1. move instructions → mov explanation + one program
2. rotate shifts → LSL, LSR, ASR, ROR, REX → explanation + one program
3. Arithmetic Instructions → ADD, ABC, RIB, ESC, SUB, SBC → explanation + one program
4. Logical Instructions → AND, ORR, EOR, ETC → explanation + one program
5. Comparison instructions → CMN, CMP, TEB, TST → explanation + one program
6. Multiply instructions → MLA, MUL, SMMLA, SMULL, UMLAL → explanation + one program

5m

4. b) Branch instruction

- B, BL, BX, BLX → explanation
- BC Subroutine : branch to subroutine
- CMP r1, #5 : compare r1 with 5
- MOV r0, #0 : if (r1 = 5) then r1 = 0
- Subroutine : MOV PC, lr ; return by moving PC to lr

3m } + = 5m  
 2m

Prepared by: Mrs. SNEHA JENNAGI Designation: Assistant Professor Signature: <u>Sneha</u>	Approved by: Dr. Mallesh SH. Designation: HOD Signature: <u>[Signature]</u>
--	---





M.E. ENGINEERING COLLEGE, BENGALURU

Title: Question Paper

Form No.: B/  
PP-02/1500

I | M | E | 2 | 2 | C | S | | |

Department of Computer Science & Engineering  
Internal Assessment Test - IISubject: Microcontroller  
Subject Code: BCS402  
Max. Marks: 25  
Semester: 4<sup>th</sup>Date: 11/07/24  
Time: 02:00 pm to 03:30 pm  
Duration: 90 minutes  
Section: CSE A and B**Note:** Answer any two full questions, selected one question from each part

## PART A

Sl. No.	Questions	Classification as per Bloom's Taxonomy	CO	Marks Allotted
1	a. Explain briefly the different load store instructions categorized using ARM.	L1	CO1	8
	b. Illustrate swap instruction with an example.	L1	CO1	4
OR				
2	a. Explain i. Software interrupts instructions. ii. Program status registers instructions.	L2	CO1	8
	b. Write a note on loading constants.	L2	CO1	4

## PART B

Sl. No.	Questions	Classification as per Bloom's Taxonomy	CO	Marks Allotted
3	a. Explain the basic architecture of cache memory.	L2	CO1	7
	b. Explain how main memory maps to a cache memory.	L2	CO1	6
OR				
4	a. With a neat block diagram explain set associative cache.	L2	CO1	7
	b. Briefly explain cache line replacement policies.	L2	CO1	6

Prepared by: Mrs. Seetha Jewaraj  
Designation: Assistant Professor  
Signature: Approved by: Dr. Madhus H  
Designation: HOD  
Signature:

Title: Scheme of Solution for the Internal Assessment Test  
Month and Year: July 2024

Subject: Microcontroller  
Subject Code: BCS402  
Faculty Name: M.A. SNEHA JEWARAJ

Semester: III - A + B  
Total Marks: 25  
Total No. of Pages: \_\_\_\_\_

Q. No	Solution	Marks Distributed
1. a. Ans	<p>Load-store instructions transfer data between memory + processor registers.</p> <p>There are three types of load-store instructions: Single-register transfer, multiple register transfer + swap</p> <ol style="list-style-type: none"> <li>Single-Register Transfer: LDR, STR, LDRB, STRB, LDRH, STRH, LDRSB, LDRSH</li> <li>Single-Register Load-Store: - Preindex with writeback, Addressing mode: Preindex, Postindex</li> <li>Multiple-Register transfer: LDM, STM Addressing mode for load-store: IA, IB, DA, DB Store multiple: STMIA, STMIB, STMBA, STMDB Load multiple: LDMIA, LDMIA, LDMIB, LDMDB</li> <li>SWAP Instructions: SWP, SWPB</li> </ol>	<p>Each 2m 6m</p>
1b. Ans	<p>SWAP Instruction</p> <p>SWP - Swap a word between memory + a register</p> <p>SWPB - Swap a byte between memory + a register</p> <p>Problem: <math>\text{RRE mem}[0x9000] = 0x12345678</math></p> <p><math>R0 = 0x00000000</math>  <math>R1 = 0x11112222</math>  <math>R2 = 0x00000000</math>          SWP R0, R1, {R2}</p> <p>Post mem[0x9000] = 0x11112222</p> <p><math>R0 = 0x12345678</math>  <math>R1 = 0x11112222</math>  <math>R2 = 0x00000000</math></p>	<p>2m + 4m 2m</p>
2. a. Ans	<p>(i) Software Interrupts &amp; Instructions: - A SWI causes a software interrupt exception, which provides a mechanism for applications to call operating system routines.</p> <p>SWI - Software Interrupt -&gt; <math>\text{PC} = \text{address of instruction}</math></p> <p><math>\text{R15} = \text{PC}</math>  <math>\text{PC} = \text{vector} + 0x8</math>  <math>\text{CPSR mode} = \text{SVC}</math>  <math>\text{CPSR} \&amp; = \text{almost 320 interrupts}</math></p>	<p>4m +</p>



Q. No	Solution	Marks Distribution
-------	----------	--------------------

```

PRE CPSE=0x00000000-USER
PC = 0x00000000
L1 = 0x14
L2 = 0x12
0x00000000 SUB #0x12, L1
  
```

```

POST CPSE=0x00000000-USER
SYIA=0x00000000-USER
PC = 0x00000000
L1 = 0x00000000
L2 = 0x12
  
```

(ii) Program Status Register Instructions

- MPC - Copy Program Status Register to general purpose register
- MCR - move a general purpose register to program status register
- MSE - move an immediate value to program status register.

```

PRE CPSE=0x00000000-USER
MPC L1, C1
MCR L1, L1, #0x12
MSE C1, L1
  
```

POST CPSE=0x00000000-USER  
Coprocessor Instructions

- CDP - Coprocessor data processing
- MRC, MCR - Coprocessor register transfer
- LDC, STC - Coprocessor memory transfer

2.6(a) Loading constants

- LDR - Load Constant Pseudoinstruction
- ADR - Load address Pseudoinstruction
- Pseudoinstruction - Actual instruction
- LDR R0, #0x12                      MOV R0, #0x12
- LDR R0, #0x55555555              LDR R0, [PC, #offset-12]

```

PRE nmc-----
MVN R0, #0x00110000
POST R0 = 0x11001100
  
```

3. (a) → It has three main parts: - a directory Store, a data section & Status Information


→ Cache uses a directory Store to hold the address identifying where cache line was copied from main memory. The directory entry is known as Cache tag.

Solution


Marks Distribution

- Two common Status bits are valid bit & dirty bit.
- valid bit marks a cache line as active, meaning it contains live data originally taken from main memory.
- A dirty bit defines whether or not a cache line contains data that is different from the value it represents in main memory.

(1m)



(3m)




(3m)

+ = (1m)

- The data index selects word/halfword/byte in cache line, in this case the second word in cache line.
- Explanation of Data Streaming, eviction, sharing.

(4m)






**Q. No.** The Cache line for replacement is known as Victim. The process of selecting & replacing a Victim in cache line is known as, eviction (2m)

When Cache line support a replacement policies

- ① Round-robin or cyclic replacement. (2m) (6m)
- ② Pseudo random replacement → explanation (2m)

Prepared by: Mrs. Susha Bhowari  
 Designation: Assistant Professor  
 Signature: Susha

Approved by: Dr. Mallesh. S.H.  
 Designation: HOD  
 Signature: [Signature]

	M.S. ENGINEERING COLLEGE, BENGALURU	Form No: B/ PP-02/18/01
	Title: Question Paper	

1 | M | E | 2 | 2 | C | S |   |   |   |

Department of Computer Science & Engineering  
Internal Assessment Test - III

Subject: Microcontroller  
Subject Code: HCS482  
Max. Marks: 25  
Semester: IV

Date: 05/08/24  
Time: 02:00 pm to 03:30 pm  
Duration: 90 minutes  
Section: CSE A and B


Note: Answer any two full questions, selected one question from each part.


PART A

Q. No.	Questions	Classification as per Bloom's Taxonomy	CO	Marks Allotted
1	a. Explain the function of various types and explain with an example using C-CODE, GCC compiler, and ARM compiler.	L1	CO1	6
	b. Discuss how registers are allocated to optimize the program.	L1	CO1	6
OR				
2	a. Explain the ATPCS register passing with example of using structure pointer.	L1	CO1	6
	b. Explain pointer passing and write a code for function: increase the first element by 2 then return.	L2	CO1	6

PART B

Q. No.	Questions	Classification as per Bloom's Taxonomy	CO	Marks Allotted
3	a. Explain with a neat diagram ARM processor exceptions and modes.	L1	CO4	7
	b. Explain the exception priority levels.	L1	CO4	6
OR				
4	a. Explain signaling interrupts and interrupt latency.	L1	CO4	7
	b. Explain what happens when an IRQ and FIQ exception is raised with an ARM processor.	L1	CO4	6

Prepared by: Mrs. Susha Jeyaraj  
Designation: Assistant Professor  
Signature: 

Approved by: Dr. Malahalli H  
Designation: HOD  
Signature: 

Student: Mithalankhite  
Subject Code: BCE102  
Faculty Name: Mr. Suresh Tewari


Semester: 1st A+B  
Total Marks: 25  
Total No. of Pages: \_\_\_\_\_

Q. No	Solution	Marks Distribution																				
10. MC	<p>Short add-v1 (short a, short b)</p> <pre> return a + (b &gt;&gt; 1);     </pre> <p>The input values a, b &amp; the return value will be stored in 20 bit ARM registers</p> <p>→ ARMCC compiler explanation.</p> <pre> add -v1 ADD R0, R0, R1, ASL #1; R0 = (int)a + ((int)b) MOV R0, R0, LSL #16; MOV R0, R0, ASL #16; R0 = (short)R0 MOV PC, R16; return R0     </pre> <p>→ ARM GCC compiler explanation</p> <pre> add -v1 -gcc MOV R0, R0, LSL #16 MOV R1, R1, LSL #16 MOV R1, R1, ASL #17; R1 = (int)b &gt;&gt; 1 ADD R1, R1, R0, ASL #16; R1 += (int)a MOV R1, R1, LSL #16 MOV R0, R1, ASL #16; R0 = (short)R1 MOV PC, R16; return R0.     </pre>	<p>3m</p> <p>6 marks</p> <p>2m</p> <p>3m</p>																				
11. MC	<p>ARM Thumb procedure call standard (ATPCS) which is used in code generated by C compiler.</p> <table border="1"> <thead> <tr> <th data-bbox="199 1601 438 1691">Register number</th> <th data-bbox="438 1601 774 1691">Alternate register names</th> <th data-bbox="774 1601 1348 1691">ATPCS register usage</th> </tr> </thead> <tbody> <tr> <td>R0</td> <td>r1</td> <td rowspan="8">Argument register: holds the first function argument on a function call &amp; the return value on a function return.</td> </tr> <tr> <td>R1</td> <td>r2</td> </tr> <tr> <td>R2</td> <td>r3</td> </tr> <tr> <td>R3</td> <td>r4</td> </tr> <tr> <td>R4</td> <td>r5</td> </tr> <tr> <td>R5</td> <td>r6</td> </tr> <tr> <td>R6</td> <td>r7</td> </tr> <tr> <td>R7</td> <td>r8</td> </tr> </tbody> </table>	Register number	Alternate register names	ATPCS register usage	R0	r1	Argument register: holds the first function argument on a function call & the return value on a function return.	R1	r2	R2	r3	R3	r4	R4	r5	R5	r6	R6	r7	R7	r8	<p>4m</p>
Register number	Alternate register names	ATPCS register usage																				
R0	r1	Argument register: holds the first function argument on a function call & the return value on a function return.																				
R1	r2																					
R2	r3																					
R3	r4																					
R4	r5																					
R5	r6																					
R6	r7																					
R7	r8																					



Q. No	Solution	Marks Distribution
Q9 V6 SB Q10 V7 SI Q11 V8 IP Q12 IP Q13 SP Q14 R Q15 PC	General Variable Register - R9 holds the static base address. General Variable Register - R10 holds Stack Limit address. General Variable Register - Rence - holds a frame pointer. General Scratch register that this function can corrupt. Stack pointer, full descending stack. Link register, holds return address. Program Counter	6m

Explanation



```

queue - bytes - V2
STR R14, [R10, #0]
LDR R1, [R10, #8]
LDR R15, [R10, #16]

```

```

queue - V2 loop
LDRB R11, [R11], #1
STRB R12, [R12], #1
CMP R3, R14
LDRSB R3, [R10, #0]

```

```

SUBS R2, R2, #1
BNE queue - V2 - loop: LDR (R1) = 0) goto loop
STR R3, [R10, #8]
LDR PC, [R10, #16]

```

```

typedef struct {
    char * q_start;
    char * q_end;
    char * q_ptr;
} queue;
void queue_bytes_val(
    queue * queue, char * data,
    unsigned int N)
{
    char * q_ptr = queue -> q_ptr;
    char * q_end = queue -> q_end;
    do
        *(q_ptr++) = *(data++);
    while (q_ptr <= q_end);
    q_ptr = queue -> q_start;
}

```

8m

6m

Solution

Mark Distribution

Two pointers are said to be alias when they point to the same address. If you write to one pointer, it will affect the value you read from the other pointer.

function increments two times values by step amount

```
void times-V1 (int *times1, int *times2, int *step)
{
    *times1 += *step;
    *times2 += *step;
}
```

Compiles to

times-V1

```
LDR R3, [R0, #0]; R3 = *times1
LDR R12, [R2, #0]; R12 = *step
ADD R3, R3, R12; R3 += R12
STR R3, [R0, #0]; *times1 = R3
LDR R0, [R1, #0]; R0 = *times2
LDR R2, [R2, #0]; R2 = *step
ADD R0, R0, R2; R0 += R2
STR R0, [R1, #0]; *times2 = R0
MOV PC, R14; return
```

1m


1m

6m

ARM processor modes can be entered manually by changing CPSR when an exception causes a mode change, the core automatically

- 1) Saves the CPSR to SPSR of exception mode
- 2) Saves the PC to LR of exception mode

Exception mode	mode	main purpose
Fast Interrupt request	FIQ	fast interrupt request handling
Interrupt request	IRQ	interrupt request handling
Swi & Reset	SVC	Protected mode for OS
Pre-fetch abort & Data abort	Abort	virtual memory & memory protection handling
Undefined instruction	Undefined	Software emulation of hardware in processors.



Q. No.

Solution


Marks  
Out of 10

Q. No. Assigning Interrupts: Explanation of

- ① Software interrupts
- ② Interrupt requests
- ③ Inst interrupt requests

3m

Interrupt latency

Normal  
Execution

①m Explanation

2m

3m

Q.6 Ans. IRQ & PIO exceptions only occur when a specific interrupt must be cleared in CPU. The ARM processor will continue executing the current instruction in execution stage of pipeline before handling interrupt.

1. The processor changes to a specific interrupt request mode, which reflects the interrupt being raised.
2. Previous mode CPU is saved into SPA, new interrupt request mode.
3. PC is saved to the PC of new interrupt request mode.
4. Interrupt are disabled. Use of IRQ or both IRQ & PIO exception are disabled.
5. The processor branches to specific entry in vector table.

Prepared by: Mrs. Sneha Juvvala

Designation: Assistant Professor


Signature: Sneha

Approved by: Dr. Mallesh. S H

Designation: MOD

Signature: [Signature]










	M.S. ENGINEERING COLLEGE
	Bengaluru
	Department of Computer Science & Engineering
Title: Internal Examination Circular	


Date: 13-01-2024

### CIRCULAR

All Staff members are hereby requested to submit the Question Papers and Scheme of Evaluation for the First Internal Assessment ( for 5<sup>th</sup> Semester) on or before 16/01/2024. The First IA is scheduled on 17<sup>th</sup>, 18<sup>th</sup> and 19<sup>th</sup> of January 2024.

Sl. No.	Faculty Name	Signature with Date
1	Mrs. Bhagya M.	
2	Mrs. Dipri Patnayak	Dipri..14/1/24
3	Mrs. Prabha Naik	
4	Ms. Aishwarya M.	
5	Mrs. Shwetha K.S.	
6	Mrs. Shwetha K.S.	

Prepared by: Mrs. Dipri Patnayak Designation: Test Coordinator Signature: 	Approved by: Dr. Mallesh S.H. Designation: HOD Signature: 
---	---



**M.S. ENGINEERING COLLEGE**  
**BENGALURU**  
Title: Internal Assessment Time Table

Form No. : RC/PP-02/13/01

Department : CSE  
Semester: V

Date : 13/01/2024  
Test No. : 1<sup>st</sup>

V Semester 2021 Scheme

Date	Subject Code	19:00 AM to 11:30 AM	Subject Code	02:00 PM to 03:30 PM
17/01/2024	21C8S1	Automata Theory & Compiler Design	21C8S3	Computer Networks
18/01/2024	21C8S3	Database Management Systems	21CTV57	Environmental Studies
19/01/2024	21A1S4	Artificial Intelligence & Machine Learning	21HM156	Research Methodology & Intellectual Property Rights

Prepared By : Mrs. Dipal Parayak

Approved By : Dr. Mallesh S.H.

Verified By : Dr. P. Mahadevaswamy

Designation : Associate Professor

Designation : HOD

Designation : Principal

Signature:

Signature:

Signature:





**M.S. ENGINEERING COLLEGE  
BENGALURU**

**Title: Internal Assessment Time Table**

**Form No. : IU/PP-02/13/01**

**Department : CSE**  
**Semester : V**

**Date : 13/02/2024**  
**Test No. : 2nd**

**V Semester 2021 Scheme**

Date	Subject Code	Time	Subject Code	Time
14/02/2024	11CS50	11:00 AM to 11:30 AM	21CS51	11:30 PM to 01:30 PM
15/02/2024	21AI54	Database Management System Artificial Intelligence & Machine Learning	21RM56	Computer Networks Research Methodology & Intellectual Property Rights
16/02/2024	21CS51	Automata Theory & Compiler Design	21CE59	Experimental Studies

**Prepared By : Mrs. Dipu Parmayak**

**Approved By : Dr. Manish S.H.**

**Verified By : Dr. P Mahadevaswamy**

**Designation : Associate Professor**

**Designation : HOD**

**Designation : Principal**

**Signature :**

*[Signature]*

**Signature :**

*[Signature]*

**Signature :**

*[Signature]*



**M.S. ENGINEERING COLLEGE  
BENGALURU**

Form No. : BE/PP-02/13/01

Department : CSE  
Semester: V


Date : 07/03/2024  
Test No. : 3<sup>rd</sup>

**Title: Internal Assessment Time Table**

V Semester 2021 Scheme

Date	Subject Code	Time	Subject Code	Time
11/03/2024	21CSC1	10:00 AM to 11:30 AM	21CSC3	07:00 PM to 09:30 PM
12/03/2024	21CSC3		21CAIS4	
13/03/2024	21RMB56		21CTV57	

Prepared By : Mrs. Digna Panayak Designation : Associate Professor Signature:	Approved By : Dr. Mallesh S.H. Designation : HOD Signature:	Verified By : Dr. P Mahadevarao Designation : Principal Signature:
---	---	--



**M.S. ENGINEERING COLLEGE**  
**BENGALURU**  
Title: Internal Assessment Time Table

Form No. : RC/PP-02/13/01

Department : CSE  
Semester: V

Date : 13/01/2024  
Test No. : 1<sup>st</sup>

V Semester 2021 Scheme

Date	Subject Code	19:00 AM to 11:30 AM	Subject Code	02:00 PM to 03:30 PM
17/01/2024	21C8S1	Automata Theory & Compiler Design	21C8S3	Computer Networks
18/01/2024	21C8S3	Database Management Systems	21CTV57	Environmental Studies
19/01/2024	21A1S4	Artificial Intelligence & Machine Learning	21HM156	Research Methodology & Intellectual Property Rights

Prepared By : Mrs. Dipal Parayak

Approved By : Dr. Mallesh S.H.

Verified By : Dr. P. Mahadevaswamy

Designation : Associate Professor

Designation : HOD

Designation : Principal

Signature:

Signature:

Signature:



**M.S. ENGINEERING COLLEGE  
BENGALURU**

**Title: Internal Assessment Time Table**

**Form No. : IU/PP-02/13/01**

**Department : CSE**  
**Semester : V**

**Date : 13/02/2024**  
**Test No. : 2nd**

**V Semester 2021 Scheme**

Date	Subject Code	Time	Subject Code	Time
14/02/2024	11CS50	11:00 AM to 11:30 AM	21CS51	11:30 PM to 01:30 PM
15/02/2024	11AI54	Database Management System Artificial Intelligence & Machine Learning	21RI56	Computer Networks Research Methodology & Intellectual Property Rights
16/02/2024	21CS51	Automata Theory & Compiler Design	21CE59	Experimental Studies

**Prepared By : Mrs. Dipu Parmayak**

**Approved By : Dr. Manish S.H.**

**Verified By : Dr. P Mahadevaswamy**

**Designation : Associate Professor**

**Designation : HOD**

**Designation : Principal**

**Signature :**

*[Signature]*

**Signature :**

*[Signature]*

**Signature :**

*[Signature]*





**M.S. ENGINEERING COLLEGE  
BENGALURU**

Form No. : H/ PP-02/13/ 01

Department : CSE  
Semester: V

Date : 07/03/2024  
Test No. : 3<sup>rd</sup>

**Title: Internal Assessment Time Table**

V Semester 2021 Scheme

Date	Subject Code	Time	Subject Code	Topic
11/03/2024	21CSE1	10:00 AM to 11:30 AM	21CSE3	Automata Theory & Compiler Design
12/03/2024	21CSE3		21CAIS4	Database Management Systems
13/03/2024	21RMB56		21CTV57	Research Methodology & Intellectual Property Rights
				Computer Networks
				Artificial Intelligence & Machine Learning
				Environmental Studies

Prepared By : Mrs. Digna Parayak

Approved By : Dr. Mallesh S.H.

Verified By : Dr. P Mahadevarao

Designation : Associate Professor

Designation : HOD

Designation : Principal

Signature:

Signature:

Signature:



Semester: IV

Roll No: 21B-108

Dipl. CSE

Third Internal Assessment Test Attendance Details

Sl. No.	STUDENT NAME	DATE - TIME - SUBJECT - ENR	11/03/24		12/03/24		13/03/24		Signature of the student
			12:00 am 11:30 am	12:00 pm 01:30 pm	12:00 am 11:30 am	12:00 pm 01:30 pm	12:00 am 11:30 am	12:00 pm 01:30 pm	
			ATC (21C351)	CN (21C351)	DEMS (21C351)	AI (21A354)	SMI (21B356)	CIV (21C153)	
1	ABANIKRISHNA	11/03/24	P	P	P	P	P	P	[Signature]
2	ADARSH R	11/03/24	P	P	P	P	P	P	[Signature]
	AJREETH A	11/03/24	P	P	P	P	P	P	[Signature]
4	ANAVIKINDAR	11/03/24	P	P	P	P	P	P	[Signature]
5	ANBUJITHA J	11/03/24	P	P	P	P	P	P	[Signature]
6	ANUJESH KUMAR	11/03/24	P	P	P	P	P	P	[Signature]
7	ANJOT R.M	11/03/24	P	P	P	P	P	P	[Signature]
8	ARCHANA A	11/03/24	P	P	P	P	P	P	[Signature]
9	ARVIND C	11/03/24	P	P	P	P	P	P	[Signature]
10	ATISH VISHVAKSANA K	11/03/24	P	P	P	P	P	P	[Signature]
11	BANUVARAJA S	11/03/24		P	P	P	P	P	[Signature]
12	BHAVYA B	11/03/24	P	P	P	P	P	P	[Signature]
	BEKASH KUMAR SINGH	11/03/24	P	P	P	P	P	P	[Signature]
14	BRABANI KUMAR SAR	11/03/24	P	P	P			P	[Signature]
15	CHANDAN R.M	11/03/24	P	P	P	P	P	P	[Signature]
16	CHANDAN R.R	11/03/24	P	P	P	P	P	P	[Signature]
17	CHANDANA K.S	11/03/24		P	P	P	P	P	[Signature]

TOTAL NO. OF STUDENTS PRESENT :

TOTAL NO. OF STUDENTS ABSENT :

FORM SUPERINTENDENT NAME

SIGNATURE WITH DATE:

ENR (Candidate's Roll No)

SQUAD SIGNATURES

Verified By : Mrs. Dipsy P. Sathya

Designation : Test Coordinator


Signature: [Signature]

Approved By : Dr. Mallesh S.R.

Designation : HOD

Signature: [Signature]





**M.S. ENGINEERING COLLEGE  
BENGALURU**

Title: Attendance & Exam Department's Report

Roll No: CEE104

Form: 1-CEE

**Third Internal Assessment Test Attendance Details**

Sl. No.	STUDENT NAME	DATE - TIME - PERIOD - CEN	12/03/24			13/03/24		14/03/24		SIGNATURE OF STUDENT
			10:00 am - 11:00 am	11:00 am - 12:00 pm	12:00 pm - 01:00 pm	01:00 pm - 02:00 pm	02:00 pm - 03:00 pm	03:00 pm - 04:00 pm	04:00 pm - 05:00 pm	
			ATC (12:00H)	EN (11:00AM)	ENAS (12:00PM)	AI (01:00PM)	ENH (02:00PM)	CV (03:00PM)		
1	CHANDRA BHASKAR S	12/03/2024	P	P	P	P	P	P	Chandra	
2	DEEPA H	12/03/2024	P	P	P	P	P	P	Deekha	
3	DEVIKA N N	12/03/2024	P	P	P	P	P	P	Devika	
4	HANASHEER	12/03/2024	P	P	P	P	P	P	Hanasheer	
5	SHANMUKH	12/03/2024	P	P	P	P	P	P	Shanmukh	
6	SHRUTHI NIKHIL	12/03/2024	P	P	P	P	P	P	Asha	
7	SHYVA KANAK	12/03/2024	P	P	P	P	P	P	Shyva	
8	GADANA S	12/03/2024	P	P	P	P	P	P	Gadana	
9	GANAVIC	12/03/2024	P	P	P	P	P	P	Ganavic	
10	HARISHRAN PADMANABH	12/03/2024	P	P	P	P	P	P	Harishran	
11	BARISHET S	12/03/2024	P	P	P	P	P	P	Barishet	
12	ISHWARI	12/03/2024	P	P	P	P	P	P	Ishwari	
13	POOTHPATE	12/03/2024	P	P	P	P	P	P	Poohpate	
14	KAVANA S	12/03/2024	P	P	P	P	P	P	Kavana	
15	KADALA A	12/03/2024	P	P	P	P	P	P	Kadala	
16	SHRIMATHY	12/03/2024								
17	L. SHRUTHI	12/03/2024	P	P	P	P	P	P	L. Shrivati	

TOTAL No. OF STUDENTS PRESENT :

TOTAL No. OF STUDENTS ABSENT :

HEAD SUPERINTENDENT NAME: *Dr. Mallesh S.H.*  
 SIGNATURE: *[Signature]*  
 DATE: *12/03/24*

Verified By: Mrs. Dept. Incharge  
 Designation: Test Coordinator  
 Signature: *[Signature]*

Approved By: Dr. Mallesh S.H.  
 Designation: HOD  
 Signature: *[Signature]*



M.S. ENGINEERING COLLEGE  
BENGALURU

Title: Attendance & Room Superintendent's Report

Form No.: B/  
PP-02/14/01

Semester: V

Room No.: LB-108/107

Dept.: CEE

Third Internal Assessment Test Attendance Details

Sl. No.	STUDENT NAME	DATE	12/02/24		12/03/24		12/04/24		Signature of the student		
			TIME		12:00 am	02:00 pm	12:00 am	02:00 pm		10:00 am	02:00 pm
			10:00 am	12:00 pm	10:00 am	12:00 pm	10:00 am	12:00 pm			
Sl. No.	ATC (120224)	CM (120324)	BOMS (120324)	AI (121424)	BMS (121824)	CV (121924)					
1	HEGDE MANU KRAN	12/02/2024	P	P	P	P	P	P	Selva		
2	HULLIGARI HANNA SP	12/02/2024	P	P	P	P	P	P	Nallayya		
3	HANDESH H	12/02/2024	P	P	P	P	P	P	Hanish		
4	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
5	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
6	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
7	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
8	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
9	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
10	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
11	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
12	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
13	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
14	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
15	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
16	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
17	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
18	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
19	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
20	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
21	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
22	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
23	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
24	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
25	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
26	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
27	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
28	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
29	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
30	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
31	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
32	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
33	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
34	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
35	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
36	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
37	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
38	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
39	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
40	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
41	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
42	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
43	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
44	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
45	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
46	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
47	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
48	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
49	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
50	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
51	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
52	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
53	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
54	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
55	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
56	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
57	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
58	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
59	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
60	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
61	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
62	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
63	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
64	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
65	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
66	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
67	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
68	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
69	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
70	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
71	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
72	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
73	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
74	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
75	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
76	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
77	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
78	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
79	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
80	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
81	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
82	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
83	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
84	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
85	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
86	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
87	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
88	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
89	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
90	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
91	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
92	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
93	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
94	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
95	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
96	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
97	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
98	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
99	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		
100	HANDESH H	12/02/2024	P	P	P	P	P	P	Mangal		

TOTAL No. OF STUDENTS PRESENT :

TOTAL No. OF STUDENTS ABSENT :

ROOM SUPERINTENDENT NAME

Dr. Manish S.H. 2

SIGNATURE WITH DATE

USING (C-address) by Mail/Handwritten

SQUAD SIGNATURES

Verified By : SDA, Dept. CEE  
Designation : Test Coordinator  
Signature: [Signature]

Approved By : Dr. Manish S.H.  
Designation : HOD  
Signature: [Signature]





MCS ENGINEERING COLLEGE  
BENGALURU  
Third Assessment & Exam Superintendant's Report

VP-02/14/01

Semester : V Roll No : LJE107

Dept : CIV

Third Internal Assessment Test Attendance Details

Sl. No.	STUDENT NAME	DATE - TIME - SUBJECT - VEN	11/05/24		12/05/24		13/05/24		SIGNATURE OF SUPERINTENDENT
			10:00 am 11:30 am	10:00 pm 11:30 am	10:00 am 11:30 am	10:00 pm 11:30 am	10:00 am 11:30 am	10:00 pm 11:30 am	
			ATC (11CE01)	EN (11CE02)	ENHS (11CE03)	AE (11AE04)	RMS (11CE05)	CIV (11CE07)	
1	ADARSH K	11/05/24	P	P	P	P	P	P	P
2	ADARSH K	11/05/24	P	P	P	P	P	P	P
3	ADARSH K	11/05/24	P	P	P	P	P	P	P
4	ADARSH K	11/05/24	P	P	P	P	P	P	P
5	ADARSH K	11/05/24	P	P	P	P	P	P	P
6	ADARSH K	11/05/24	P	P	P	P	P	P	P
7	ADARSH K	11/05/24	P	P	P	P	P	P	P
8	ADARSH K	11/05/24	P	P	P	P	P	P	P
9	ADARSH K	11/05/24	P	P	P	P	P	P	P
10	ADARSH K	11/05/24	P	P	P	P	P	P	P
11	ADARSH K	11/05/24	P	P	P	P	P	P	P
12	ADARSH K	11/05/24	P	P	P	P	P	P	P
13	ADARSH K	11/05/24	P	P	P	P	P	P	P
14	ADARSH K	11/05/24	P	P	P	P	P	P	P
15	ADARSH K	11/05/24	P	P	P	P	P	P	P
16	ADARSH K	11/05/24	P	P	P	P	P	P	P
17	ADARSH K	11/05/24	P	P	P	P	P	P	P

TOTAL No. OF STUDENTS PRESENT :

TOTAL No. OF STUDENTS ABSENT :

ROOM SUPERINTENDENT NAME

SIGNATURE WITH DATE :

UDS (Candidate's Use Only)

SQUAD SIGNATURES

Verified By : Mrs. Dipa Pattnayak  
Designation : Test Coordinator

Signature :

Approved By : Dr. Mohan S.R.

Designation : HOD

Signature :



M.S. ENGINEERING COLLEGE  
BENGALURU

Form No.: RU  
FP-02/14/01

Title: Attendance & Room Supervision's Report

Semester : V Room No : LH-107

Dept. : CSE

Third Internal Assessment Test Attendance Details

Sl. No.	STUDENT NAME	DATE - TIME - SUBJECT - SEM	12/03/24		12/03/24		12/03/24		Signature of the student
			10:00 am - 11:30 am	09:45 pm - 10:15 pm	10:00 am - 11:30 am	10:00 pm - 11:30 pm	10:00 am - 11:30 am	10:00 pm - 11:30 pm	
			ATC (21C011)	CN (21C052)	BNMS (21C020)	AI (21A060)	ENS (21A010)	CV (21C077)	
1	KITHAN KUMAR DATTAN	12/03/24	P	P	P	P	P	P	PICK
2	SHREYAS A	12/03/24	P		P	P	P	P	Shrestha
3	ALLURATHA G R	12/03/24	P	P	P	P	P	P	Prathab
4	S ANEEL A	12/03/24	P	P	P	P	P	P	Abhishek
5	RAJESH K V	12/03/24	P	P	P	P	P	P	Sri
6	RAJESH K V	12/03/24	P	P	P	P	P	P	Sri
7	SANDHYA M	12/03/24							
8	SHREYA BANAJ	12/03/24	P	P	P	P	P	P	S.M. Banaj
9	SHREYA BANAJ	12/03/24	P	P	P	P	P	P	S.M. Banaj
10	SHREYA BANAJ	12/03/24	P	P	P	P	P	P	S.M. Banaj
11	SHREYAS H	12/03/24	P	P	P	P	P	P	S
12	SHREYAS H	12/03/24	P	P	P	P	P	P	S
13	SHREYAS H	12/03/24	P	P	P	P	P	P	S
14	SHREYAS H	12/03/24	P	P	P	P	P	P	S
15	SHREYA VEERARAJAN	12/03/24	P	P	P	P	P	P	Shrestha
16	SHREYA VEERARAJAN	12/03/24	P	P	P	P	P	P	Shrestha
17	SHREYA VEERARAJAN	12/03/24	P	P	P	P	P	P	Shrestha

TOTAL NO. OF STUDENTS PRESENT :

TOTAL NO. OF STUDENTS ABSENT :

ROOM SUPERVISOR NAME :

SIGNATURE WITH DATE :

TEAM COORDINATOR'S SIGNATURE :

SQUAD SIGNATURES :

Blagya Prathab Banaj  
Blagya Prathab Banaj  
Blagya Prathab Banaj  
Blagya Prathab Banaj

Approved by: Dr. H. S. ...  
Designation: ...  
Signature: ...

Approved by: Dr. H. S. ...  
Designation: ...  
Signature: ...





Dept: CSE

**Third Internal Assessment Test Attendance Details**

Sl. No.	STUDENT NAME	DATE - TIME -	11/03/24		12/03/24		13/03/24		REMARKS
			11:00 am	11:30 am	11:00 am	11:30 am	11:00 am	11:30 am	
			ATC (02031)	EN (02032)	DBSD (02033)	AI (02034)	ROI (02035)	ETC (02036)	
1	SHRIBHARATH	MEDICINE	P	P	P	P	P	P	
2	SHRIBHARATH	MEDICINE	P	P	P	P	P	P	
3	SATHISHAN B	MEDICINE	P		P	P			
4	SURESH P	MEDICINE	P	P	P	P	P	P	
5	SUTRANAL	MEDICINE	P	P	P	P	P	P	
6	SUNAN CHANDRA N R A	MEDICINE	P	P	P	P	P	P	
7	SURESH BHANU BHANU	MEDICINE	P	P	P	P	P	P	
8	SURESH N	MEDICINE	P	P	P	P	P	P	
9	SURESH N	MEDICINE	P	P	P	P	P	P	
10	SURESH N	MEDICINE	P	P	P	P	P	P	
11	SURESH N	MEDICINE	P	P	P	P	P	P	
12	SURESH N	MEDICINE	P	P	P	P	P	P	
13	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
14	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
15	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
16	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
17	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
18	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
19	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
20	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
21	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
22	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
23	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
24	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
25	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
26	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
27	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
28	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
29	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
30	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
31	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
32	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
33	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
34	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
35	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
36	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
37	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
38	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
39	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
40	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
41	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
42	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
43	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
44	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
45	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
46	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
47	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
48	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
49	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
50	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
51	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
52	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
53	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
54	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
55	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
56	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
57	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
58	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
59	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
60	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
61	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
62	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
63	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
64	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
65	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
66	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
67	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
68	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
69	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
70	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
71	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
72	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
73	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
74	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
75	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
76	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
77	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
78	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
79	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
80	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
81	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
82	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
83	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
84	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
85	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
86	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
87	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
88	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
89	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
90	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
91	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
92	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
93	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
94	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
95	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
96	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
97	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
98	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
99	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	
100	TEJASWINI C Y	MEDICINE	P	P	P	P	P	P	

TOTAL No. OF STUDENTS PRESENT :  
 TOTAL No. OF STUDENTS ABSENT :  
 ROOM SUPERINTENDENT NAME :  
 SIGNATURE WITH DATE :  
 USN of Candidate No. Major subject :  
 SQUAD SIGNATURES :  
 Verified By : Mrs. Diji Patrojak  
 Designation : Test Coordinator  
 Signature with date : 13/3/24

Approved By : Dr. Mahesh S.H.  
 Designation : HOD  
 Signature with date : 13/3/24



Semester : V

Room No : LH-105

Dept : CSE

Third Internal Assessment Test Attendance Details

Sl. No.	STUDENT NAME	DATE > TIME > SUBJECT USN	12/03/24		13/03/24		14/03/24		Signature of the student
			10:00 am 11:00 am	02:00 pm 03:00 pm	10:00 am 11:00 am	02:00 pm 03:00 pm	10:00 am 11:00 am	02:00 pm 03:00 pm	
			ATC (11CS01)	CN (21CS02)	DBMS (21CS03)	AI (21AI04)	RMT (21RM106)	CIV (21CIV37)	
1	VARDHA H	IMEDIC311	P	P	P	P	P	P	Vardha H
2	VEDANTHA GM	IMEDIC311	P	P	P	P	P	P	Veda Venkatesh
3	VEENA T R	IMEDIC312							
4	VENKATESH B.	IMEDIC314	P	P	P	P	P	P	Venka
5	VENKATESH	IMEDIC310	P	P	P	P	P	P	Venka
6	VENIM	IMEDIC310	P	P	P	P	P	P	Venim
7	VENIL ANANDAN	IMEDIC307	P	P	P	P	P	P	Venil
8	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
9	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
10	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
11	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
12	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
13	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
14	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
15	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
16	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
17	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
18	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
19	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
20	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
21	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
22	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
23	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
24	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
25	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
26	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
27	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
28	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
29	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
30	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
31	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
32	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
33	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
34	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
35	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
36	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
37	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
38	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
39	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
40	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
41	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
42	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
43	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
44	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
45	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
46	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
47	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
48	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
49	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
50	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
51	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
52	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
53	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
54	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
55	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
56	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
57	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
58	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
59	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
60	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
61	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
62	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
63	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
64	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
65	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
66	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
67	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
68	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
69	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
70	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
71	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
72	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
73	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
74	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
75	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
76	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
77	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
78	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
79	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
80	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
81	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
82	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
83	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
84	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
85	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
86	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
87	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
88	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
89	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
90	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
91	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
92	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
93	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
94	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
95	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
96	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
97	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
98	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
99	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil
100	VENIL KISHAN	IMEDIC310	P	P	P	P	P	P	Venil

TOTAL No. OF STUDENTS PRESENT :

TOTAL No. OF STUDENTS ABSENT :

ROOM SUPERINTENDENT NAME :

SIGNATURE WITH DATE :

ESN (E-mail address for the Superintendent)

SQUAD SIGNATURES :


Verified By : Mrs. Smita Patil  
Designation : Test Coordinator

Signature with date : *Smita Patil* 22/03/24

Approved By : Dr. Madhavi H.  
Designation : HOD

Signature with date : *Dr. Madhavi H.* 22/03/24



	M R ENGINEERING COLLEGE BANGALORE	Form No.: H/ PP-02/ 13/ 03
	Title: Internal Examination Time Table	

Department : ECE

Date : 2/05/2023

Semester : VIII

Test No : 111

Date	SEM	SUBJECT CODE AND TIMINGS
		9.30 AM to 11.00 AM
		Subject Name and Code
5/05/2023	B	Wireless and Cellular Communication (18EC81)
6/05/2023	B	Network Security (18EC82)

Prepared by : Tejaswini C Designation : Professor Signature : 	Approved by : Sanitha P. H Designation : HOD and Professor Signature : 
---	--



M S ENGINEERING COLLEGE  
BANGALORE  
Title: Internal Examination Time Table

Form No.:  
R/ PP-02/ 13/ 01


Department : ECE


Date : 19/5/2023

Semester : VI

Test No : 2

Date	Time	
	9:30 AM to 10:45 AM	1:00PM to 3:15 PM
Subject Name and Code		
24/5/2023	Digital Communication (18EC61)	Embedded Systems (18EC62)
26/5/2023	Microwave and Antennas (18EC63)	Digital system Design using Verilog (18EC64)
27/5/2023	Programming in Java (18CS65)	

Prepared by : Savitha S C  
Designation : Asst. Professor  
Signature : 

Approved by : Dr. Sunitha P H  
Designation : HOD and Professor  
Signature : 



M S ENGINEERING COLLEGE  
BANGALORE  
Title: Internal Examination Time Table

Form No.:  
R/ PP-02/ 13/ 01

Department : ECE

Date : 28/6/2023


Semester : VI

Test No : 3

Date	Time	
	9:30 AM to 10:45 AM	1:00PM to 3:15 PM
Subject Name and Code		
03/7/2023	Digital Communication (18EC61)	Embedded Systems (18EC62)
04/7/2023	Microwave and Antennas (18EC63)	Digital system Design using Verilog (18EC64)
05/7/2023	Programming in Java (18CS65)	

Prepared by : Savitha S C

Designation : Asst. Professor

Signature : 

Approved by : Dr. Sunitha P H

Designation : HOD and Professor

Signature : 



M S ENGINEERING COLLEGE  
BANGALORE

Title: Internal Examination Time Table

Form No.:  
R/ PP-02/ 13/ 01

Department : Electronics and communication

Date : 19-02-2024

Semester : III and V

Test No : II

Date	Time	
	9:30 AM to 10:45 AM	2:00 PM to 3:15 PM
Subject Name and Code		
27-02-2024	Mathematics(22MAT31)  Digital Communication(21EC51)	Digital System Design using Verilog(BEC302)  Computer organization and ARM Microcontroller(21EC52)
28-02-2024	Electronic Principles and Circuits (BEC303)  Computer Communication Networks(21EC53)	Network Analysis(BE304)  Electro magnetic waves(21EC54)
29-02-2024	Computer Organization and Architecture(BEC306C)  Research methodology(21EC56)	TOT by Smart (BEC358D) Infrastructure


Prepared by : Dr. Kiran B

Designation : Assoc Prof

Signature :  19/02/24

Approved by : Dr. Sunitha P H

Designation : Prof and HOD

Signature : 





M S ENGINEERING COLLEGE  
BANGALORE

Title: Internal Examination Time Table

Form No.:  
R/ PP-02/ 13/ 03

Department : ECE

Semester : VIII

Date : 11/03/2024

Test No : 1

Date	Time
	9:30 AM to 10:30 AM
	Subject Name and Code
14/03/2024	Wireless and Cellular Communication - 18EC81
15/03/2024	Network Security - 18EC821

Prepared by : Dr. Kiran B

Designation : Associate Professor

Signature :

Approved by : Dr. Sumitha P H

Designation : Professor and HoD

Signature :



M S ENGINEERING COLLEGE  
BANGALORE

Title: Internal Examination Time Table

Form No.:  
R/PP-02/13/11

Department : ECE

Date : 02/05/2024

Semester : VIII

Test No : III

Date	Time
	9:30 AM to 10:30 AM
	Subject Name and Code
08/05/2024	Wireless and Cellular Communication – 18EC81
09/05/2024	Network Security – 18EC82

Prepared by : Dr. Ewan B

Designation : Associate Professor

Signature :

Approved by : Dr. Sunitha P H

Designation : Professor and HoD

Signature :

# LESSON PLAN

Subject CAED

Subject Code BCEDK203

Branch ISE

Semester III

Lesson No.	Module No.	Planned Date	Topic	Remarks
1		14/3/24	Introduction to CAED and CO, PO, PSO, PEO, Vision & Mission	
2	1	18/3/24	Orthogonal projection: 1st VP PP Projection of points, problems	
3	1	24/3/24	Projection of lines: True length and True angle - problems	
4	1	25/3/24	Apparent length and angle problems	
5	1	28/3/24	Projection of planes: Triangle Square Laminae - problems	
6	1	30/3/24	Rectangle and pentagonal laminae - problems	
7	1	01/4/24	Hexagonal laminae problems	
8	1	04/4/24	Circular laminae - problems	
9	2	15/4/24	Projection of Solids: Square Pyramid and Tetrahedron	
10	2	18/4/24	Pentagonal and hexagonal pyramids	
11	2	25/4/24	Cube, Square prism	
12	2	29/4/24	Cone	
13	2	02/5/24	Pentagonal prisms	
14	2	6/5/24	Hexagonal prisms	
15	3	09/5/24	Isometric projection: plane Pyramid, Slab, Cube, Sphere	

Signature \_\_\_\_\_ Faculty

HOD

4

# WORK DONE STATEMENT

Subject CAED

2023


Lesson No.	Module No.	Actual Date of completion	Topic Covered	Remarks
			Introduction to CAED. Contents of IP, ISO, PEO, Vision & Mission	
2	1	18/3/24	Orthogonal projection, HP, VP, IP projection of points, problems	
3	1	21/3/24	projection of points - problems projection of <del>lines</del> lines: Introduction	
4	1	28/3/24	projection of lines - True length and True Inclination - problem	Class suspended due to hole
5	1	30/3/24	Apparent length and angles - problems	
6	1	04/4/24	Projection of planes: Triangular and Square laminae problems	
7	1	4/4/24	pentagons and Hexagonal laminae problems	
8	1	15/4/24	Circular laminae and sq. laminae - $\phi$ angle problems	
9	2	18/4/24	projection of solids: Square pyramid resting edge + slant edge on VP	
10	2	19/4/24	Hexagonal pyramid: Slant surface on VP + axis inclined with $\phi$	
11	2	29/4/24	Hexagonal prism - $\phi$ angle Square prism - edge	
12	2	02/5/24	pentagonal prism Tetrahedron	
13	2	09/5/24	Cone with axis inclined, generated on VP + Cube	
14	3	13/5/24	Isometric projection: Planes, pyramid, Slab, Cube, Sphere, Hemisphere	
15	3	16/5/24	Cylinder, frustrum of cone, Slab with hole	

Signature \_\_\_\_\_ Faculty

HOD

10





**M S ENGINEERING COLLEGE  
BANGALORE**

Form No. 1  
B/PP/2022/2023

Title: Calendar of Events First Year

**Academic Calendar for Even Semester of 2022-23 (MAY 2023-AUG 2023) Course: B.E (II SEM)**

Sl. No.	Month	Mon	Tue	Wed	Thu	Fri	Sat	No. of Working Days		Events
								n	Cu	
1	MAY/JUN				25 COS	26	27	3	3	25 <sup>th</sup> May- Commencement of Sem 14 <sup>th</sup> -Annual Sports day 15 <sup>th</sup> - Ethnic Day 16 <sup>th</sup> - Nakshatra 21 <sup>st</sup> - International Yoga Day 29 <sup>th</sup> -Rakrid AI Assignment-1
2		29	30	31	1	2	3	5	8	
3		5	6	7	8	9	10	6	14	
4		12	13	14	15	16	17	5	19	
5		19	20	21	22	23	24	6	25	
6		26	27 AI	28	29 GH	30		4	29	
7	JULY						1 SO	4	29	T1- I IA Q1-Quiz-1 A2- Assignment-2
8		3 ISC	4 FF	5 MAR	6	7	8 Q1	6	35	
9		10 T1	11 T1	12 T1	13 T1	14	15 SO	5	40	
10		17 A2	18 PRS	19	20	21	22 PTM	6	46	
11		24	25	26	27	28	29 SO	5	51	
12		31						1	52	
13	AUG		1	2	3	4 MAR	5 SO	4	56	15 <sup>th</sup> -Independence Day Q2-Quiz-2 T2-II IA
14		7 FF	8	9	10	11	12 T2	6	62	
15		14 T2	15 FF	16 T2	17 T2	18	19 SO	4	66	
16		21 PRS	22	23 FF	24 ISO	25	26	6	72	
17		28	29	30	31			4	76	
18	SEP					1	2 SO	1	77	T3- III IA
19		4 T3	5 T3	6 T3	7	8 MAR	9 LWD	6	83	
<b>TOTAL</b>		15	14	15	15	16	08	83		

**EVENTS**

MAR: Monthly Attendance Report	ISO: File	MR: Monthly Report	CRM: Class Representative Meeting
GH: Government Holiday	AI: AI Activity	PR: Parents Meeting	PTM: Parents Teachers Meeting
PRS: Progress Report Submission	CTM: Class Teachers Meeting	MOE: In-class meeting	FF: Faculty Feedback by Students



**M S ENGINEERING COLLEGE  
BANGALORE**

Title: Calendar of Events

Form No.:  
R/PP-02/20/01

**Academic Calendar for Odd Semester (SEPT 2023-JAN 2024) Course: B.E (I SEM)**

Week No.	Months	Mon	Tue	Wed	Thu	Fri	Sat	No. of working days		Events
								W	Con	
1	SEPT	4	5	6	7	8	9	0	0	COS: Commencement of Semester 4 <sup>th</sup> - 14 <sup>th</sup> - Induction Programme
2		11	12	13	14	15	16	0	0	
3		18	19	20	21	22	23	0	0	
4		25	26	27	28	29	30	0	0	
5	OCT	31	1	2	3	4	5	0	0	2 <sup>nd</sup> - Gandhi Jayanti 15 <sup>th</sup> - 24 <sup>th</sup> - Navratri Color week 23 <sup>rd</sup> - Ayudha puja 24 <sup>th</sup> - Vijaya Dashami A1- Assignment-1
6		8	9	10	11	12	13	0	0	
7		15	16	17	18	19	20	0	0	
8		22	23	24	25	26	27	0	0	
9		29	30	NOV				1	0	
10				1	2	3	4	0	0	
11	NOV	8	9	10	11	12	13	0	0	1 <sup>st</sup> - Kannada Rajyotsava T1 - IA Test 14 <sup>th</sup> - Deepavali 11 <sup>th</sup> - Code Challenge 25 <sup>th</sup> - Group Discussion A2- Assignment 2
12		15	16	17	18	19	20	0	0	
13		22	23	24	25	26	27	0	0	
14		29	30	DEC				1	0	
15				1	2	3	4	0	0	
16	DEC	8	9	10	11	12	13	0	0	T2- HUA Test 25 <sup>th</sup> - Christmas 9 <sup>th</sup> - Miss Match Day A3- Assignment 3
17		15	16	17	18	19	20	0	0	
18		22	23	24	25	26	27	0	0	
19		29	30	JAN				0	0	
20	JAN	1	2	3	4	5	6	0	0	T3- HUA Test 1-2023 and 1 <sup>st</sup> Working Day
TOTAL		44	44	47	46	49	0	0		

FF: Faculty Feedback by Students  
PRS : Progress Report Submission  
GH: Government Holiday

ISO : File  
MAR: Monthly Attendance Report  
SO: Saturday Off

CRM: Class Representative Meeting  
CLM: Class Teachers Meeting  
PTM: Parents Teachers Meeting

Prepared By: Mrs.Sushma  
Designation: Asst.Professor

Signature:

Verified By: Dr.Ravikumar H R  
Designation: First Year Co-Ordinator

Signature:

Approved By: Dr.P.Mahadevaswamy

Designation: Principal  
Principal

**M. S. Engineering College**  
Narasimha Agrahara, Indhal Hall Post,  
Bangalore-562 110



# M S ENGINEERING COLLEGE, BENGALURU

(Affiliated to Visvesvaraya Technological University, Belagavi & Approved by AICTE, New Delhi)  
(Accredited by NAAC, UGC 2(F) Status and An ISO 9001-2015 Certified Institution)

Navarathna Agrahara, Sadahalli post, Off International Airport Road (NH7), Bengaluru-562110

## DEPARTMENT OF APPLIED SCIENCES

### Calendar of Events

Academic Calendar for EVEN Semester **MAR** 2024-JUNE **COURSE: B.E**

Week No	Month	Mon	Tue	Wed	Thu	Fri	Sat	No of Working Days		Events
								W	Cum	
1	MAR			4 CO	7	8 SU	9	3	3	COE: Commencement of Semester 6 <sup>th</sup> -16 <sup>th</sup> - Induction Programme 8 <sup>th</sup> - Mahashivaratri 29 <sup>th</sup> - Good Friday 14 <sup>th</sup> - Fresher's Jalebi Day 30 <sup>th</sup> - Linking Holiday
2		11	12	13	14	15	16 SO	5	8	
3		18	19	20	21	22	23	6	14	
-		25	26	27	28	29 GH		5	19	
5	APR	1	2	3	4	5	6 SU	5	24	9 <sup>th</sup> - Rigani 11-14A Test(19 <sup>th</sup> to 24 <sup>th</sup> ; A1- Assignment-1 25 <sup>th</sup> - Technical Talk By Expert
6		8	9 GH	10	11	12	13	5	29	
-		15	16	17 A1	18 MAR	19 SU	20 SU	3	34	
8					25	26 FU	27 PTM	6	40	
9		29	30					2	42	
10	MAY			1 SU	2	3	4 SU	3	44	1 <sup>st</sup> - Labour Day T2-11A Test(17 <sup>th</sup> to 22 <sup>nd</sup> ) A2- Assignment-2
11		6 PRS	7	8	9	10	11	6	50	
12		13	14	15	16 A2- MAR	17	18 SO	5	55	
13		20 T2	21 T2	22 T2	23	24	25 ISO	6	61	
14		27	28	29	30	31 PRS		5	66	
15	JUN						1 SU	0	66	T3-11A Test(24 <sup>th</sup> to 27 <sup>th</sup> ) LWD-Last Working Day
16		3	4	5	6	7	8 PTM	6	72	
17		10	11	12	13	14 FF	15 SO	5	77	
18		17	18	19	20	21	22	6	83	
19		24	25	26	27	28 MAR	29 T.FRI	6	89	
TOTAL		16	15	16	17	15	10	82		

FF: Faculty Feedback by Students  
PRS: Progress Report Submission

ISO: File, SO: Saturday Off  
MAR: Monthly Attendance Report

PTM: Parents Teachers Meeting  
GH: Government Holiday

Prepared By: Mrs. Sushma  
Designation: **Asst Professor**

Verified By: Dr. Ravikumar H R  
Designation: **First Year Co-Ordinator**













Approved By: Dr. P. **Mahalingam**  
Designation: **Principal**

**M.S. Engineering College**  
Navarathna Agrahara, Sadahalli Post,  
Bangalore-562 110

Affiliated to Visvesvaraya Technological University, Belagavi, Approved by AICTE, New Delhi,  
Accredited by NAAC, UGC 2(f) Status and (An ISO 9001-2015 Certified Institution)

Off. Bengaluru International Airport Road, Navarathna Agrahara,  
Sadahalli Post, Bengaluru - 562 110.  
Website : [www.msac.ac.in](http://www.msac.ac.in)

Name of the Staff Member	Dr. P. Mahendrasamy
Academic Year	2023-24
Semester Commencement Date	06/03/2024
Semester Closing Date	
Class & Branch	II E EC + AML
Subject Code	BCEDX203
Subject Name	CAED

Reviewer	REVIEWS at the End of the			End of Semester (Last Working day)
	1st Month Date.. 03/12/24	2nd Month Date.. 30/11/24	3rd Month Date.. 31/12/24	
Staff				
HOD				
Principal				





# IENT

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Percentage				Average Assignments Made	Prod (C/D) Made	Net Made	Total (C/D + Net)	Result
																					1A1	1A2	1A3					
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	12				31	31	62	P	
2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	13				32	32	64	P		
3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	14				33	33	66	P			
4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	15				34	34	68	P				
5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	16				35	35	70	P					
6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	17				36	36	72	P						
7	8	9	10	11	12	13	14	15	16	17	18	19	20	18				37	37	74	P							
8	9	10	11	12	13	14	15	16	17	18	19	20	19				38	38	76	P								
9	10	11	12	13	14	15	16	17	18	19	20	20	20				39	39	78	P								
10	11	12	13	14	15	16	17	18	19	20	21	21	21				40	40	80	P								
11	12	13	14	15	16	17	18	19	20	21	22	22	22				41	41	82	P								
12	13	14	15	16	17	18	19	20	21	22	23	23	23				42	42	84	P								
13	14	15	16	17	18	19	20	21	22	23	24	24	24				43	43	86	P								
14	15	16	17	18	19	20	21	22	23	24	25	25	25				44	44	88	P								
15	16	17	18	19	20	21	22	23	24	25	26	26	26				45	45	90	P								
16	17	18	19	20	21	22	23	24	25	26	27	27	27				46	46	92	P								
17	18	19	20	21	22	23	24	25	26	27	28	28	28				47	47	94	P								
18	19	20	21	22	23	24	25	26	27	28	29	29	29				48	48	96	P								
19	20	21	22	23	24	25	26	27	28	29	30	30	30				49	49	98	P								
20	21	22	23	24	25	26	27	28	29	30	31	31	31				50	50	100	P								
21	22	23	24	25	26	27	28	29	30	31	32	32	32				51	51	102	P								
22	23	24	25	26	27	28	29	30	31	32	33	33	33				52	52	104	P								
23	24	25	26	27	28	29	30	31	32	33	34	34	34				53	53	106	P								
24	25	26	27	28	29	30	31	32	33	34	35	35	35				54	54	108	P								
25	26	27	28	29	30	31	32	33	34	35	36	36	36				55	55	110	P								
26	27	28	29	30	31	32	33	34	35	36	37	37	37				56	56	112	P								
27	28	29	30	31	32	33	34	35	36	37	38	38	38				57	57	114	P								
28	29	30	31	32	33	34	35	36	37	38	39	39	39				58	58	116	P								
29	30	31	32	33	34	35	36	37	38	39	40	40	40				59	59	118	P								
30	31	32	33	34	35	36	37	38	39	40	41	41	41				60	60	120	P								
31	32	33	34	35	36	37	38	39	40	41	42	42	42				61	61	122	P								
32	33	34	35	36	37	38	39	40	41	42	43	43	43				62	62	124	P								
33	34	35	36	37	38	39	40	41	42	43	44	44	44				63	63	126	P								
34	35	36	37	38	39	40	41	42	43	44	45	45	45				64	64	128	P								
35	36	37	38	39	40	41	42	43	44	45	46	46	46				65	65	130	P								
36	37	38	39	40	41	42	43	44	45	46	47	47	47				66	66	132	P								
37	38	39	40	41	42	43	44	45	46	47	48	48	48				67	67	134	P								
38	39	40	41	42	43	44	45	46	47	48	49	49	49				68	68	136	P								
39	40	41	42	43	44	45	46	47	48	49	50	50	50				69	69	138	P								
40	41	42	43	44	45	46	47	48	49	50	51	51	51				70	70	140	P								

**PERSONAL TIME TABLE**

Academic year: 2023-24 Semester (ODD/EVEN): EVEN

NAME OF THE FACULTY: Dr. Maheshwari Suresh WITH EFFECT FROM: 06/11/2024

TIME	1	2	3	4	5	6	7
MONDAY							
TUESDAY							
WEDNESDAY							
THURSDAY							
FRIDAY							
SATURDAY							

Handwritten notes in the table cells:

- TUESDAY: CAMP (1st ELEM)
- THURSDAY: CAMP (1st CUR)
- MONDAY: CAMP (1st CUR)
- WEDNESDAY: CAMP (1st CUR)



Signature of the Faculty

A  
HOD



Department: Engg. Chemistry		Branch: CSE		Sec: A		KROPTIC DMC : 05.05.2022		
Semester: II		Class Teacher : Prof. PRAKASH A M						Room No : 310
DAY/TIME / PERIOD	09:00-9:50	10:40-11:30	11:30-11:45	11:45-12:30	12:40-01:35	01:35-02:30	02:30-03:25	03:25-04:20
MON	1 ENG	2 JAVA	3 CIE	4 CED A1/CIE A1/ MAT A3	5 CHE	LUNCH BREAK		
TUE	CIE A1/JAVA A2 / CIE A3	MAT	ENG	IE	SUB	MAT	CED	IE
WED	MATAUCED A2 / JAVA A3	ENG	ENG	JAVA	KAN	MAT	JAVA A1/MATA2 / CIE A3	MENTORING
THU	IE	SRA	JAVA	CHE	JAVA	CED	CED	CED
FRI	IE	CHE	MAT	MAT	KAN	LIB/TUTORIAL / SPORTS		
SAT	JAVA	IE	CHE					

SUB. CODE	NAME OF THE SUBJECT	FACULTY IN CHARGE	TOTAL NO OF PERIODS ALLOTTED
RMAT501	Mathematic-II forCSE Stream	Ms. BHAVYASHRI-ELS	6
BOHE572	Applied Chemistry for CSE Stream	DR. RAVI KUMAR H R	5
BCEDK203	Computer-aided Engineering Drawing	Mr. PRAKASH A M	4
RF5CK201C	Introduction to Electronics Communication	Dr. KUNAV	5
BP1CK205C	Basics of JAVA programming	Mrs. CHAITHRA	5
BPW5K20E	Professional Writing Skills in English	Mr. AJINESH	2
PKSKK207/DKDKK207	Sanskrit/Kannada/ Telugu/Kannada	Mr. MOJALI KULS-RA/Prof. PACHA	2
BSFKK25E	Scientific Foundations of Health	Mrs. PREETHI R	2

Prepared By: Mrs. Sushritha	Approved By: Dr. P. MAHADEVASWAMY
Designation: Head of Dept	Designation: Principal
Sign: 	Sign: 
	Principal





# M S ENGINEERING COLLEGE, BENGALURU

(Affiliated to Visvesvaraya Technological University, Belagavi & Approved by AICTE, New Delhi)  
(Accredited by NAAC, UGC 2(B) Status and An ISO 9001-2015 Certified Institution)

Navarathna Agrahara, Sadahalli post, Off International Airport Road (NH7), Bengaluru-562110

Form No.:  
R/PP-02/05/04

## DEPARTMENT OF BASIC SCIENCE

**Time Table for the Academic Year 2023-24 (Even semester) WEF : 06/03/2024**

Cycle: Physics Cycle	Sem & Branch: II CSE	Sec: A	Class Teacher: Elavyashree S	Room No : 116
	9:50-10:40	11:45-12:30	01:35-02:30	03:15-04:20
1	2	3	4	5
MON	PHY	POP	ENG	PHY A1/POP A2/ MAT A3
TUE	MAT	IOT	KAN	PHY
WED	POP	ME	ENG	IOT
THU	IOT	ME	MAT	POP
FRI	MAT A1/PHY A2/POP A3	PHY	POP A1/ MAT A2/PHY A3	IOT
SAT	MAT	PHY	ME	ME
				SPORTS

Sl No	SUA CODE	NAME OF THE SUBJECT	FACULTY IN CHARGE	TOTAL NO. OF PERIODS ALLOTTED
1	BMAT201	Mathematics-11 for CSE Stream	Ms Dhanyashree S	4
2	BPHY202	Applied Physics for CSE stream	Ms Preethi R / Mrs keerthi S	4
3	JP2PS205	Principles of Programming using C	Mr P. Rajan	4
4	ME20002	Introduction to Mechanical Engineering	Mr Xulian kumar	4
5	IFTCK205H	Introduction to internet of Things(IOT)	Mrs Savitha	4
6	BENG206	Professional Writing Skills in English	Mr Avinash	2
7	BKSK207/BKSK207	Sanskritika Kannada/ Talake Kannada	Mr Murali Krishna / Mrs Keerthi S	2
8	BIDIR25R	Innovation and Design Thinking	Dr Shanthi kumar	2

Prepared By: Mr SHARATH K C  
Designation: Assistant professor  
Sign:

Verified By: Dr RAVIKUMAR H R  
Designation: HOD & First year coordinator  
Sign:

Approved By: Dr. P. MAHADEVASWAMY  
Designation: Principal  
Sign:

**Principal**  
M.S. Engineering College  
Navarathna Agrahara, Sadahalli Post,  
Bengaluru-562110



# M S ENGINEERING COLLEGE, BENGALURU

(Affiliated to *Visvesvaraya Technological University, Belagavi & Approved by AICTE, New Delhi*)  
(Accredited by *MAAC, UGC 2(f) Status and An ISO 9001-2015 Certified Institution*)

Navarathna Agrahara, Sadashalli, post, Off International Airport Road (NH7), Bengaluru-562110

Form No.:  
R/PP-02/05/04

## DEPARTMENT OF BASIC SCIENCE

**Time Table for the Academic Year 2024-25 (Odd semester) WEF : 28/09/2024**

Cycle	Engg. Chemistry	Sem & Branch	1/CS/E	2	3	4	5	6	7	Class Teacher	Mrs. RADHA	Room No.	104
DAY/TIME PERIOD	09:00-09:35	9:45-10:50	10:50-11:45	11:45-12:00	12:00-12:50	12:50-11:40	01:40-02:40	02:40-03:30	03:30-04:20				
MON		CAED	PYT	T	CHE A1/CAED A2/PYT A3			CIV	MENTOR				
TUE		PYT A1/MAT A2/CHE A3	CHE	A	CIV			ENG	MAT				
WED		MAT	CIV	R	PYT			MAT A1/PYT A2/CAED A3					
THU		MAT	CHE	P	CAED A1/CHE A2/MAT A3				CARD				
FRI		CIV	MAT	K	CAED			PYT	LIBRARY				
SAT													REMEDIAL CLASS

Sl. No	SUB CODE	NAME OF THE SUBJECT	FACULTY IN CHARGE	TOTAL NO OF PERIODS ALL OTTERD	
				THEORY	PRACTICAL
1	BSMATS101	Mathematics-I for CSE Stream	Mrs. RADHA	4	6
2	BKTHES102	Applied Chemistry for CSE Stream	Dr RAVIKUMAR H R	4	6
3	BCEEDX103	Computer-Aided Engineering Drawing	Mr. RAJANKESU M K	6	6
4	BCECK104A	Introduction to Civ. Engineering	Mrs. SWETHA K S	4	
5	BPECK105B	Introduction to Python Programming	Dr KIRAN	4	6
6	BENKIS106	Communicative Eng. sh	Mr. SHIVANANDA	1	
7	BCECK107	Indian Constitution	Mrs. KEERTHI	1	
8	BSPKX108	Scientific Foundations of Health	Ms. R PREETHI	1	

Prepared By: **Mr SHARA H K C**  
Designation: Assistant professor  
Sign:

verified By: **Dr RAVIKUMAR H R**  
Designation: **2024-25** year coordinator  
Sign:

Approved By: **Dr. N RAMAPRATHAP REDDY**  
Designation:   
Sign:



**H O S ENGINEERING COLLEGE  
BANGALORE**

Form No. 1  
01-01-2019-01-01

Time Table

Semester	Section	Class	Faculty		Period	Room	Date
			Faculty	Room			
I	BCHES101	BCHES101	1	DR. RAJESH K. S.	1	101	01-01-2019
			2	DR. RAJESH K. S.	2	102	01-01-2019
			3	DR. RAJESH K. S.	3	103	01-01-2019
			4	DR. RAJESH K. S.	4	104	01-01-2019
			5	DR. RAJESH K. S.	5	105	01-01-2019
			6	DR. RAJESH K. S.	6	106	01-01-2019
II	BCHES102	BCHES102	1	DR. RAJESH K. S.	1	101	01-01-2019
			2	DR. RAJESH K. S.	2	102	01-01-2019
			3	DR. RAJESH K. S.	3	103	01-01-2019
			4	DR. RAJESH K. S.	4	104	01-01-2019
			5	DR. RAJESH K. S.	5	105	01-01-2019
			6	DR. RAJESH K. S.	6	106	01-01-2019

SUB CODE	NAME OF THE SUBJECT	FACULTY IN CHARGE	TOTAL NO OF PERIODS ALLOTTED
BIMATS101	Mathematics-I for CSE Stream	DR. RAVIKUMAR H R	5
BCHES102	Applied Chemistry for CSE Stream	DR. RAJESH K. S.	5
BCEED103	Computer-Aided Engineering: Drawing	MR. RAJNEESH M. K.	4
BUSCK104	Introduction to Civil Engineering	MRS. CHAITANYA M B	3
BPLCK105B	Introduction to Python Programming	MR. P. SUSHMETHA SINGH	4
BENGL106	Communicative English	MR. AVINASH	2
BICCK107	Indian Constitution	PROF. PASHA	2
BUSHK108	Scientific Foundations of Health	MRS. CHAITANYA M B	2

Prepared By: SHARATH K C  
 Designation: Assistant professor  
 Sign:

Verified By: DR. RAVIKUMAR H R  
 Designation: HOD & First year coordinator  
 Sign:

Approved By: Dr. P. MAHADEVASWAMY  
 Designation: Principal  
 Sign:

Principal's Office  
 Engineering College  
 Bangalore  
 Date: 01-01-2019

USN

Department of Electronics &amp; Communication Engineering

Internal Assessment Test – III

Academic Year 2023-24 (EVEN Sem: II Semester)

Section B &amp; C

Subject: Introduction to Internet Of Things (IOT)

Subject Code: BETCK205H

Max. Marks: 25

Date: 29-06-2024

Time: 2 PM to 3 PM

Duration: 1 hr


**Note:** Answer any two full questions, selecting one question from each part


## PART A

Sl. No.	Questions	Blooms Taxonomy	CO	Marks Allotted
1	a. With neat diagram, explain in detail about the components of vehicular IOT	L2	CO5	7
	b. With necessary diagram, discuss in detail about Crime assistance in a smart IoT transportation system	L2	CO5	8
OR				
2	a. With neat diagram, explain in detail about AmbuSens system, also explain the hardware used in the architecture	L2	CO5	7
	b. Discuss in detail about the advantages of health care IOT	L2	CO5	7

## PART B

Sl. No.	Questions	Blooms Taxonomy	CO	Marks Allotted
3	a. Discuss in detail about the components of healthcare IOT	L2	CO5	7
	b. Write a short note on Machine learning, also explain the advantages of machine learning	L2	CO5	6
4	a. With necessary diagram, explain the architecture of vehicular IOT	L2	CO5	7
	b. Discuss in detail about the types of machine learning, also mention the challenges in machine learning	L2	CO5	6

Prepared by: Anub B  
Designation: Assistant Professor  
Signature: 

Approved by: Dr. Smritha P H  
Designation: Professor and HOD  
Signature: 







**Title: Scheme of Solution for the III Internal Assessment Test  
Month and Year June 2024**

**Subject: Introduction to Internet Of Things**  
**Subject Code: BETCK205H**  
**Faculty Name: AnooB B**

**Semester : II**  
**Total Marks : 25**  
**Total No. Of Pages: 4**

Q. No	Solution	Marks Distribution
1a	<p>Components of Vehicular IOT: Diagram and Explanation 2 Marks, explanation 5 Marks</p>  <p style="text-align: center;">Figure 19.2 Components of vehicular IoT</p> <p>Sensors, Internal and External, Satellites- vehicle tracking, Wireless- communication Wi-Fi, Bluetooth, and GSM, RSU, Cloud and fog computing, analytics</p>	7M
1b	<p>Crime assistance: Architecture 2 Marks, Explanation: 3 Marks.</p>  <p style="text-align: center;">Figure 19.4 Architecture of fog-FISVER</p> <p>Crime definition downloader, Crime definition storage, Algorithm launcher, Event dispatcher: This is another key component of Tier 1. The event dispatcher is responsible for accumulating the data sensed from vehicles and the image processor. Event notifier: It transfers the data to the fog-FISVER STS fog infrastructure, after receiving it from the attached sensor nodes in the vehicle. Data gatherer: This is an intermediate component between the event notifier and the physical sensor; it helps to gather sensed data. Virtual sensor interface: Multiple sensors that sense data from different locations of the vehicle are present in the system.</p>	5M

Q. No	Solution	Marks Distribution
-------	----------	--------------------

2a.

Ambuseri system: Architecture-2 Marks, Explanation 2 marks, Hardware: 3 Marks

7M





Figure 14.4 Layered architecture of AmbuSens

Hardware: ) Optical Pulse Sensing Probe: It senses the photoplethysmogram (PPG) signal and transmits it to a GSR expansion module, ECG, EMG, Communication module, LDPU

2b.

5M



(a) Advantages of healthcare IoT

**Real-time data monitoring:** doctor to observe a patient's health condition in real-time even from a remote location, **Low cost:** Healthcare IoT systems facilitate users with different services at low cost, **Easy management:** Healthcare IoT is an infrastructure that brings all its end users under the same umbrella to provide healthcare services, **Automatic processing:** A healthcare unit consists of multiple subsystems, for which manual interventions are required, **Easy record-keeping:**, **Easy diagnosis:** We have already explained that a healthcare IoT system stores the data of the patient in a secure manner. Sometimes, for diagnosing a disease, a huge chunk of prior data is required.

Q. No.	Question	Marks Distribution
--------	----------	--------------------

3a. Components of health care IOT Explanation: 7 Marks

7M




Figure 14.2 Components of healthcare IoT

3b. Machine learning 1mark, Advantages of ML 5 Marks

5M




Figure 17.1 Advantages of ML

4a. Vehicular IOT: Architecture-3 marks, Explanation - 4 Marks

**Device:** The device layer is the bottom-most layer, which consists of the basic infrastructure of the scenario of the connected vehicle. This layer includes the vehicles and road side units (RSU). **Fog:** In vehicular IoT systems, fast decision making is pertinent to avoid accidents and traffic mismanagement. **Cloud:** Fog computing handles the data processing near the devices to take decisions instantaneously. processing of huge data, fog computing is not enough. Therefore, in such a situation, cloud computing is used.

7M

**1. High level processing**  
**2. Data analysis**  
**3. Data visualization**  
**4. Database building**



**1. Data visualization**  
**2. Data analysis**  
**3. Data visualization**  
**4. Database building**  
**5. Data visualization**



**1. Vehicle identification**  
**2. Vehicle classification**  
**3. Vehicle tracking and control**  
**4. Data visualization and storage**  
**5. Data analysis**



Figure 3.1.1 Architecture of vehicle IoT

**Types of machine learning: 4 Marks, Challenges in machine learning: 2 Marks**



Figure 3.1.2 Types of ML

(i) Data Description, (ii) Amount of Data, (iii) Erroneous Data, (iv) Selection of Model, (v) Quality of Model

Prepared by : Anoch B  
 Designation : Assistant Professor  
 Signature :

Approved by : Dr. Smitha P H  
 Designation : Professor and HDD  
 Signature :



2023

M S ENGINEERING COLLEGE  
DEPARTMENT OF APPLIED SCIENCES

Form No. 1

Title: 2nd IA Test Attendance & Room Separation Report SECTION - III

RP 2023-24 (19/01)

Sl. No.	U.P.S.	Name of the student	BRANCH: ICE				Form No.
			20.09.24 SUBAMITHRA M	27.09.24 SUSAMITHRA M	28.09.24 SUDAMITHRA M	29.09.24 SUDAMITHRA M	
1	ICE230001	RAJEEV RAMJAN	Present	Present	Present	Present	
2	ICE230001	RAMYA G.	Present	Present	Present	Present	
3	ICE230001	BETHVIN M S NARUL	Present	Present	Present	Present	
4	ICE230001	NANDAN BANSHI	Present	Present	Present	Present	
5	ICE230001	SANNI G R	Present	Present	Present	Present	
6	ICE230001	SAURABH SAURABH	Present	Present	Present	Present	
7	ICE230001	KUNAR SHASHANK V S	Present	Present	Present	Present	
8	ICE230001	SHIVA KUMAR	Present	Present	Present	Present	
9	ICE230001	SHIVU R M	Present	Present	Present	Present	
10	ICE230001	SHRIHARSH A B S	Present	Present	Present	Present	
11	ICE230001	SHREETHA P	Present	Present	Present	Present	
12	ICE230001	SICHANA SUDHAKAN	Present	Present	Present	Present	
13	ICE230001	SMITHA G	Present	Present	Present	Present	
14	ICE230001	SUDEEKSHA K C	Present	Present	Present	Present	

Signature: \_\_\_\_\_  
Date: \_\_\_\_\_

No of students present	16	16	16	17
No of students absent	01	01	03	00
No of students with MP	00	-	-	-
Invigilators Sign				