


Curriculum – Vitae

1.	Name: 	Azra Jeelani			
2.	Address and Contact Numbers	#17, Mathru Layout, 7 th cross, Yelahanka New Town, Pin No:560065			
3.	Date of Birth/Sex/Marital Status	07/07/1974/ Female/ Married			
4.	Affiliation	Associate Professor, MSEC, Bangalore			
5.	Educational Qualification	Degree	year	University/College	Results
		BE	1997	Gulbarga University/SLNCE, Raichur	First Class
		M.Tech	2010	VTU/ Sir.MVIT, Bangalore	First Class
		Registered Ph.D		VTU	
6.	Experience	College	From	To	Years
		SVITS, Mbnr, AP	19/2/2001	30/09/2005	4.8Yrs
		SVCE, Bangalore	1/10/2005	6/09/2008	3 Yrs
		BCE, Bangalore	2/08/2010	30/11/2010	0.4 Yrs
		MSEC, Bangalore	22/7/2011	Till Date	3 Yrs
7.	Subject Areas of Interest	Communication Systems, VLSI, Image Processing			
8.	Research Projects Worked and Grants Received	Clock Period Minimization of circuit using Retiming Transform.			
9.	Consultancy Projects Worked				
10.	Number of Projects/Thesis Supervised • Masters • PhD	Implementation of cordic algorithm on Adaptive digital beamforming			
11.	Publications and Patents (Details can be added in annexure)	1	Conference	2	
		2	Journals	1	
			National International	1	

		3	Invited Talks	
		4	Patents	
		5	Any other	
12.	Membership of Professional Bodies			
13.	Awards if Any			
14.	Any other Achievements			

Annexure :

National/International Conference

1. Underwater remotely operated vehicle for drowned body detection. (National Conference of Advanced Research in Electronics & Communication engineering-2014)
2. A review on security chip in a biometric passport using cryptography.(NCAREC-1014)
3. Development of CAD tool for Clock Period Minimization using Retiming Transform.(International Conference on Electrical, Electronics and Communication , Chirala, IIST-2014)

Workshop Conducted/ Attended

1. Three day workshop (7th-9thFeb 2013) on “FPGA based signal and image processing applications”, at MSEC.
2. One day workshop (10 nov 2012) on “Android based application development”, at MSEC.
3. Two day workshop (15th-16thMarch 2013) on “Speech processing robots using MSP430 microcontroller”.
4. Workshop (Aug.2007) on “Digital system design using verilog/vhdl and FPGA”, at SVCE.
5. Staff development program on “Teaching methodologies”, at SVCE.
6. Faculty Development Program (24th-26th Aug,2010) on “Micro strip Antennas and Advanced communication”, at Sir MVIT college.
7. Workshop of 6 days (14th-19th July 2014) on “Trends in Underwater Acoustics Communication and SONAR” at R.V College of Engineering, Bangalore.
8. FDP of 3 days(22nd-24th january,2014) on “Research Process, technical paper writing and Patenting”, by R& D centre, MSEC.

Journal/Publication :

1. Development of CAD tool for Clock Period Minimization using Retiming Transform.
(International Conference on Electrical, Electronics and Communication , Chirala, IIST)